共 50 条
- [21] REDUCING THE CMOS RAM TEST COMPLEXITY WITH I-DDQ AND VOLTAGE TESTING JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1995, 6 (02): : 191 - 202
- [22] I-DDQ testable dynamic PLAs IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, 1997, : 17 - 22
- [24] Reliability, test, and I-DDQ measurements IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, 1997, : 96 - 102
- [25] ACHIEVING I-DDQ/I-SSQ PRODUCTION TESTING WITH QUIC-MON IEEE DESIGN & TEST OF COMPUTERS, 1995, 12 (03): : 62 - 69
- [26] Standard cell library characterization for setting current limits for I-DDQ testing 1996 IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, 1996, : 41 - 44
- [27] I-DDQ TEST AND DIAGNOSIS OF CMOS CIRCUITS IEEE DESIGN & TEST OF COMPUTERS, 1995, 12 (04): : 60 - 67
- [29] ITA: An algorithm for I-DDQ testability analysis JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1996, 8 (03): : 287 - 298
- [30] Correlating defects to functional and I-DDQ tests INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 501 - 510