Low-Density Fan-Out SiP for Wearables and IoT with Heterogeneous Integration

被引:0
|
作者
Martins, A. [3 ]
Pinheiro, M. [3 ]
Ferreira, A. F. [3 ]
Almeida, R. [3 ]
Matos, F. [3 ]
Oliveira, J. [3 ]
O'Toole, Eoin [3 ]
Santos, H. M. [2 ]
Monteiro, M. C. [1 ]
Gamboa, H. [1 ]
Silva, R. P. [3 ]
机构
[1] Fraunhofer Portugal AICOS, Porto, Portugal
[2] INESC TEC, Porto, Portugal
[3] AMKOR Technol Portugal SA, Ave 1 Maio 801, P-4485629 Vila Do Conde, Portugal
关键词
LDFO; LDFO SiP; Fan-Out WLP; WLSiP; SiP; Multi-Chip-Package; Antenna-in-Package; Package-on-Package; Through Mold Via; TMV (R); TPV;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The development of Low-Density Fan-Out (LDFO), formerly Wafer Level Fan-Out (WLFO), platforms to encompass the requirements of potential new markets and applications such as the Internet of Things (IoT) is crucial to maintain LDFO as the leading Fan-Out technology. This drives the development of a new set of capabilities in the current standard LDFO process flow to break through the existing technology boundaries. One of the most widely discussed advantages of LDFO packaging is heterogeneous high-density system integration in a package. LDFO System in Package (LDFO SiP) integrates active dies, passive components and even already-packaged components using other packaging technologies. This heterogeneous integration is based on a wide range of different geometries and materials placed inside the LDFOSiP with high accuracy. Ultimately, heterogeneous integration will be fundamental to achieve new levels of miniaturization. However, multi-die solutions face several challenges such as bare-die availability, passives integration, antenna integration, low power budget, test complexity and reliability. Package research and development (R&D) must overcome all of these issues to build a product with high volume manufacturability. The wafer level SiP (WLSiP) technology required to enable the new features and processes needs to be ready for high volume manufacturing of new products at high yield and reasonable cost. This paper presents the approaches used to effectively enable LDFO SiPs (WLSiPs): 1. A pre-formed vias solution is employed to connect front to back side of the package, including development for high accuracy via bar placement. 2. A wafer front-side to back-side redistribution layer (RDL) alignment solution was developed. 3. Space requirement reduction between components to achieve the smallest possible package. 4. Miniaturized Bluetooth antenna integration in the RDL. 5. Creation of a stacking concept (vertical connections to create a modular system that enables easy addition of new features to the final product). Inside the package (excluding the area reserved for the antenna), components are densely packed: several sensors, power management components, radio communication and all required passives are incorporated into a single WLSiP. Connecting all these features to create a component that works by connecting only a single battery required implementing a double sided, multi-layer RDL, while maintaining the ability to create a 3D solution by stacking vertical connections for several other solutions. The result is an approach that easily adapts the system to a variety of customers' needs. The work done is part of the collaborative COMPETE2020-PT2020 funding program under "IoTiP-Internet of Thing in Package" project no 017763, Projetos de I&DT Empresas em CoPromocao.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] Heterogeneous Integration challenges within Wafer Level Fan-Out SiP for Wearables and IoT
    Martins, A.
    Pinheiro, M.
    Ferreira, A. F.
    Almeida, R.
    Matos, F.
    Oliveira, J.
    Santos, H. M.
    Monteiro, M. C.
    Gamboa, H.
    Silva, R. P.
    [J]. 2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 1485 - 1492
  • [2] High-Density Fan-Out Technology for Advanced SiP and Heterogeneous Integration
    Do, WonChul
    [J]. 2018 IEEE 2ND ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2018), 2018, : 138 - 141
  • [3] High-Density Fan-Out Technology for Advanced SiP and 3D Heterogeneous Integration
    Lee, KangWook
    [J]. 2018 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2018,
  • [4] Fan-out package substrate wiring technology solution for heterogeneous integration SIP
    Morikawa, Yasuhiro
    [J]. Journal of Japan Institute of Electronics Packaging, 2019, 22 (05): : 405 - 410
  • [5] Hybrid Fan-out Package for Vertical Heterogeneous Integration
    Chuang, Po-Yao
    Lin, M-L
    Hung, S-T
    Wu, Y-W
    Wong, D-C
    Yew, M-C
    Hsu, C-K
    Liao, L-L
    Lai, P-Y
    Tsai, P-H
    Chen, S-M
    Cheng, S-K
    Jeng, Shin-Puu
    [J]. 2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 333 - 338
  • [6] New wave Fan-out package For Heterogeneous Integration
    Chao, Shin-Hua
    Sung, Yuan-Fu
    Luh, Ding-Bang
    [J]. 2017 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2017, : 321 - 324
  • [7] Fan-Out Wafer-Level Packaging for Heterogeneous Integration
    Lau, John
    Li, Ming
    Li, Margie
    Chen, Tony
    Xu, Iris
    Yong, Qing Xiang
    Cheng, Zhong
    Fan, Nelson
    Kuah, Eric
    Li, Zhang
    Tan, Kim Hwee
    Cheung, Y. M.
    Ng, Eric
    Lo, Penny
    Kai, Wu
    Hao, Ji
    Wee, Koh Sau
    Ran, Jiang
    Xi, Cao
    Beica, Rozalia
    Lim, Sze Pei
    Lee, N. C.
    Ko, Cheng-Ta
    Yang, Henry
    Chen, Y. H.
    Tao, Mian
    Lo, Jeffery
    Lee, Ricky
    [J]. 2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 2360 - 2366
  • [8] Fan-Out Wafer-Level Packaging for Heterogeneous Integration
    Lau, John H.
    Li, Ming
    Qingqian, Margie Li
    Chen, Tony
    Xu, Iris
    Yong, Qing Xiang
    Cheng, Zhong
    Fan, Nelson
    Kuah, Eric
    Li, Zhang
    Tan, Kim Hwee
    Cheung, Yiu-Ming
    Ng, Eric
    Lo, Penny
    Kai, Wu
    Hao, Ji
    Wee, Koh Sau
    Ran, Jiang
    Xi, Cao
    Beica, Rozalia
    Lim, Sze Pei
    Lee, N. C.
    Ko, Cheng-Ta
    Yang, Henry
    Chen, Yu-Hua
    Tao, Mian
    Lo, Jeffery
    Lee, Ricky S. W.
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (09): : 1544 - 1560
  • [9] High Performance Heterogeneous Integration on Fan-out RDL Interposer
    Chen, Shuo-Mao
    Yew, M. C.
    Hsu, F. C.
    Huang, Y. J.
    Lin, Y. H.
    Liu, M. S.
    Lee, K. C.
    Lai, P. C.
    Lai, T. M.
    Jen, Shin-Puu
    [J]. 2019 SYMPOSIUM ON VLSI TECHNOLOGY, 2019, : T52 - T53
  • [10] Innovative wafer fan-out technologies - Heterogeneous integration for a connected world
    Do, WonChul
    Zwenger, Curtis
    [J]. Advancing Microelectronics, 2019, 46 (04): : 12 - 15