Study of ADC Resolution and Bandwidth Requirement Tradeoffs for High-Speed Data Communications

被引：0

作者：

Liu, Jin ^{[1
]}

Mukundagiri, Vinod ^{[1
]}

机构：

[1] Univ Texas Dallas, Dept Elect Engn, Richardson, TX 75083 USA

来源：

2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS) | 2013年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents the study of ADC resolution and bandwidth requirement tradeoffs for high-speed data communications. The results indicate that increasing the sampling frequency slightly by 20% to 40% above the symbol-rate frequency can lead to a lower ADC resolution requirement. This can potentially reduce the ADC power consumption significantly and improve the overall system power efficiency.

引用

页码：864 / 867

页数：4

共 50 条

[31] HIGH-SPEED ASICS - DESIGN DEMANDS TECHNOLOGY TRADEOFFS
GALLANT, J
EDN, 1991, 36 (17) : 77 - &
[32] A HIGH-SPEED CMOS COMPARATOR FOR USE IN AN ADC
MCCARROLL, BJ
SODINI, CG
LEE, HS
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (01) : 159 - 165
[33] Progress in high-speed and high-resolution CMOS data converters
Liberali, V
Brigati, S
Francesconi, F
Maloberti, F
MICROELECTRONICS AND RELIABILITY, 1997, 37 (09): : 1411 - 1420
[34] A Split Transconductor High-Speed SAR ADC
Muratore, Dante Gabriel
Bonizzoni, Edoardo
Maloberti, Franco
2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 2433 - 2436
[35] Progress in high-speed and high-resolution CMOS data converters
Liberali, Valentino
Brigati, Simona
Francesconi, Fabrizio
Maloberti, Franco
Microelectronics Reliability, 1997, 37 (09): : 1411 - 1420
[36] The application of dither in high speed and high resolution ADC
Zhang, QM
An, Q
Wu, YB
Lin, SB
Wang, YF
PROCEEDINGS OF THE 3RD WORLD CONGRESS ON INTELLIGENT CONTROL AND AUTOMATION, VOLS 1-5, 2000, : 2723 - 2727
[37] Performance/power tradeoffs in high-speed GaAS ADCs
Kaess, F
Kanan, R
Hochet, B
Declercq, M
ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 322 - 325
[38] A reconfigurable 8 GOP ASIC architecture for high-speed data communications
Grayver, E
Daneshrad, B
IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2000, 18 (11) : 2161 - 2171
[39] Signal processing ASIC requirements for high-speed wireless data communications
Daneshrad, B
CONFERENCE RECORD OF THE THIRTY-SECOND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 1783 - 1787
[40] Power reduction in high-speed inter-chip data communications
Kuroda, T
2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 3 - 7

← 1 2 3 4 5 →