From Digital Processors to Analog Building Blocks: Enabling New Applications through Ultra-Low Voltage Design

被引:0
|
作者
Blaauw, David [1 ]
Sylvester, Dennis [1 ]
Lee, Yoonmyung [1 ]
Lee, Inhee Yoonmyung [1 ]
Bang, Suyoung [1 ]
Lee, Inhee [1 ]
Kim, Yejoong [1 ]
Kim, Gyouho [1 ]
Ghead, Hassan [1 ]
机构
[1] Univ Michigan, Ann Arbor, MI 48109 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页数:1
相关论文
共 30 条
  • [1] Ultra-Low Voltage Analog IC Design: Challenges, Methods and Examples
    Stopjakova, Viera
    Rakus, Matej
    Kovac, Martin
    Arbet, Daniel
    Nagy, Lukas
    Sovcik, Michal
    Potocny, Miroslav
    [J]. RADIOENGINEERING, 2018, 27 (01) : 171 - 185
  • [2] Ultra-low voltage analog design techniques for nanoscale CMOS technologies
    Kinget, Peter
    Chatterjee, Shouri
    Tsividis, Yannis
    [J]. 2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 9 - 14
  • [3] Towards Energy-autonomous Integrated Systems Through Ultra-low Voltage Analog IC Design
    Stopjakova, Viera
    Kovac, Martin
    Arbet, Daniel
    Nagy, Lukas
    [J]. PROCEEDINGS OF THE 2019 26TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2019), 2019, : 38 - 45
  • [4] Opportunities and Challenges: Ultra-Low Voltage Digital IC Design Techniques
    Kim, Tony
    Zhou, Jun
    Lian, Yong
    [J]. PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [5] Design and optimization of FinFETs for ultra-low-voltage analog applications
    Kranti, Abhinav
    Armstrong, G. Alastair
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (12) : 3308 - 3316
  • [6] Insights into Gate-Underlap Design in FinFETs for Ultra-Low Voltage Analog Performance
    Kranti, Abhinav
    Armstrong, G. Alastair
    [J]. 2007 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 2007, : 29 - 30
  • [7] Analysis design of area efficient segmentation digital to analog converter for ultra-low power successive approximation analog to digital converter
    Sharuddin, Iffa
    Lee, L.
    Yusof, Zubaida
    [J]. MICROELECTRONICS JOURNAL, 2016, 52 : 80 - 90
  • [8] An Optimization-Based Design Methodology with PVT Analysis for Ultra-Low Voltage Analog ICs
    Severo, Lucas C.
    Noije, Wilhelmus A. M. V.
    [J]. 2016 12TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2016,
  • [9] Graphene nanoribbon based negative resistance device for ultra-low voltage digital logic applications
    Khatami, Yasin
    Kang, Jiahao
    Banerjee, Kaustav
    [J]. APPLIED PHYSICS LETTERS, 2013, 102 (04)
  • [10] Design Margin Elimination Through Robust Timing Error Detection at Ultra-Low Voltage
    Reyserhove, Hans
    Dehaene, Wim
    [J]. 2017 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2017,