共 30 条
- [2] Ultra-low voltage analog design techniques for nanoscale CMOS technologies [J]. 2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 9 - 14
- [3] Towards Energy-autonomous Integrated Systems Through Ultra-low Voltage Analog IC Design [J]. PROCEEDINGS OF THE 2019 26TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2019), 2019, : 38 - 45
- [4] Opportunities and Challenges: Ultra-Low Voltage Digital IC Design Techniques [J]. PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
- [6] Insights into Gate-Underlap Design in FinFETs for Ultra-Low Voltage Analog Performance [J]. 2007 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 2007, : 29 - 30
- [8] An Optimization-Based Design Methodology with PVT Analysis for Ultra-Low Voltage Analog ICs [J]. 2016 12TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2016,
- [10] Design Margin Elimination Through Robust Timing Error Detection at Ultra-Low Voltage [J]. 2017 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2017,