Dynamic QoS Management for Chip Multiprocessors

被引:9
|
作者
Li, Bin [1 ,2 ]
Peh, Li-Shiuan [3 ]
Zhao, Li [1 ]
Iyer, Ravi [1 ]
机构
[1] Intel Labs, Hillsboro, OR 97124 USA
[2] Princeton Univ, Princeton, NJ 08544 USA
[3] MIT, Dept Elect Engn & Comp Sci, Cambridge, MA 02139 USA
关键词
Design; Management; Performance; Cache; joint resource management; network-on-chip(NoC); quality-of-service(QoS); QUALITY-OF-SERVICE; HIGH-PERFORMANCE; ARCHITECTURE; NETWORK; SYSTEM; MECHANISM; FAIRNESS; POWER; MODEL;
D O I
10.1145/2355585.2355590
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With the continuing scaling of semiconductor technologies, chip multiprocessor (CMP) has become the de facto design for modern high performance computer architectures. It is expected that more and more applications with diverse requirements will run simultaneously on the CMP platform. However, this will exert contention on shared resources such as the last level cache, network-on-chip bandwidth and off-chip memory bandwidth, thus affecting the performance and quality-of-service (QoS) significantly. In this environment, efficient resource sharing and a guarantee of a certain level of performance is highly desirable. Researchers have proposed different frameworks for providing QoS. Most of these frameworks focus on individual resource for QoS management. Coordinated management of multiple QoS-aware shared resources at runtime remains an open problem. Recently, there has been work that proposed a class-of-serviced based framework to jointly managing cache, NoC and memory resources simultaneously. However, the work allocates shared resources statically at the beginning of application runtime, and do not dynamically track, manage and share shared resources across applications. In this article, we address this limitation by proposing dynamic resource management policies that monitor the resource usage of applications at runtime, then steals resources from the high-priority applications for lower-priority ones. The goal is to maintain the targeted level of performance for high-priority applications while improving the performance of lower-priority applications. We use a PI (Proportional-Integral gain) feedback controller based technique to maintain stability in our framework. Our evaluation results show that our policy can improve performance for lower-priority applications significantly while maintaining the performance for high-priority application, thus demonstrating the effectiveness of our dynamic QoS resource management policy.
引用
收藏
页数:29
相关论文
共 50 条
  • [1] Dynamic Lifetime Reliability Management for Chip Multiprocessors
    Moghaddam, Milad Ghorbani
    Ababei, Cristinel
    [J]. IEEE TRANSACTIONS ON MULTI-SCALE COMPUTING SYSTEMS, 2018, 4 (04): : 952 - 958
  • [2] Compositional, Dynamic Cache Management for Embedded Chip Multiprocessors
    Anca M. Molnos
    Sorin D. Cotofana
    Marc J. M. Heijligers
    Jos T. J. van Eijndhoven
    [J]. Journal of Signal Processing Systems, 2009, 57 : 155 - 172
  • [3] Compositional, dynamic cache management for embedded chip multiprocessors
    Molnos, Anca M.
    Heijligers, Marc J. M.
    Cotofana, Sorin D.
    [J]. 2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 870 - +
  • [4] Compositional, Dynamic Cache Management for Embedded Chip Multiprocessors
    Molnos, Anca M.
    Cotofana, Sorin D.
    Heijligers, Marc J. M.
    van Eijndhoven, Jos T. J.
    [J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2009, 57 (02): : 155 - 172
  • [5] Dynamic Energy and Reliability Management in Network-on-Chip based Chip Multiprocessors
    Moghaddam, Milad Ghorbani
    [J]. 2017 EIGHTH INTERNATIONAL GREEN AND SUSTAINABLE COMPUTING CONFERENCE (IGSC), 2017,
  • [6] Investigation of DVFS Based Dynamic Reliability Management for Chip Multiprocessors
    Moghaddam, Milad Ghorbani
    Yamamoto, Alexandre
    Ababei, Cristinel
    [J]. PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS 2015), 2015, : 563 - 568
  • [7] Investigation of LSTM based Prediction for Dynamic Energy Management in Chip Multiprocessors
    Moghaddam, Milad Ghorbani
    Guan, Wenkai
    Ababei, Cristinel
    [J]. 2017 EIGHTH INTERNATIONAL GREEN AND SUSTAINABLE COMPUTING CONFERENCE (IGSC), 2017,
  • [8] Dynamic Cache Clustering for Chip Multiprocessors
    Hammoud, Mohammad
    Cho, Sangyeun
    Melhem, Rami
    [J]. ICS'09: PROCEEDINGS OF THE 2009 ACM SIGARCH INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, 2009, : 56 - 67
  • [9] Thread Criticality Predictors for Dynamic Performance, Power, and Resource Management in Chip Multiprocessors
    Bhattacharjee, Abhishek
    Martonosi, Margaret
    [J]. ISCA 2009: 36TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2009, : 290 - 301
  • [10] Dynamic Thermal Management by using Task Migration in Conjunction with Frequency Scaling for Chip Multiprocessors
    Umdekar, Alankar V.
    Nath, Arijit
    Das, Shirshendu
    Kapoor, Hemangee K.
    [J]. 2018 31ST INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2018 17TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES), 2018, : 31 - 36