共 50 条
- [1] Power-performance implications of thread-level parallelism on chip multiprocessors [J]. ISPASS 2005: IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE, 2005, : 124 - 134
- [3] Dynamic power-performance adaptation of parallel computation on chip multiprocessors [J]. TWELFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2006, : 77 - +
- [5] Dynamic Resource Tuning for Flexible Core Chip Multiprocessors [J]. ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, PT 2, PROCEEDINGS, 2010, 6082 : 32 - 41
- [6] Dynamic Lifetime Reliability Management for Chip Multiprocessors [J]. IEEE TRANSACTIONS ON MULTI-SCALE COMPUTING SYSTEMS, 2018, 4 (04): : 952 - 958
- [7] SMT-Centric Power-Aware Thread Placement in Chip Multiprocessors [J]. 2013 22ND INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT), 2013, : 167 - 176
- [8] Postponing Wearout Failures in Chip Multiprocessors Using Thermal Management and Thread Migration [J]. 2016 11TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2016,
- [9] DPPC: Dynamic Power Partitioning and Capping in Chip Multiprocessors [J]. 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2011, : 39 - 44
- [10] Compositional, Dynamic Cache Management for Embedded Chip Multiprocessors [J]. Journal of Signal Processing Systems, 2009, 57 : 155 - 172