Dynamic QoS Management for Chip Multiprocessors

被引:9
|
作者
Li, Bin [1 ,2 ]
Peh, Li-Shiuan [3 ]
Zhao, Li [1 ]
Iyer, Ravi [1 ]
机构
[1] Intel Labs, Hillsboro, OR 97124 USA
[2] Princeton Univ, Princeton, NJ 08544 USA
[3] MIT, Dept Elect Engn & Comp Sci, Cambridge, MA 02139 USA
关键词
Design; Management; Performance; Cache; joint resource management; network-on-chip(NoC); quality-of-service(QoS); QUALITY-OF-SERVICE; HIGH-PERFORMANCE; ARCHITECTURE; NETWORK; SYSTEM; MECHANISM; FAIRNESS; POWER; MODEL;
D O I
10.1145/2355585.2355590
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With the continuing scaling of semiconductor technologies, chip multiprocessor (CMP) has become the de facto design for modern high performance computer architectures. It is expected that more and more applications with diverse requirements will run simultaneously on the CMP platform. However, this will exert contention on shared resources such as the last level cache, network-on-chip bandwidth and off-chip memory bandwidth, thus affecting the performance and quality-of-service (QoS) significantly. In this environment, efficient resource sharing and a guarantee of a certain level of performance is highly desirable. Researchers have proposed different frameworks for providing QoS. Most of these frameworks focus on individual resource for QoS management. Coordinated management of multiple QoS-aware shared resources at runtime remains an open problem. Recently, there has been work that proposed a class-of-serviced based framework to jointly managing cache, NoC and memory resources simultaneously. However, the work allocates shared resources statically at the beginning of application runtime, and do not dynamically track, manage and share shared resources across applications. In this article, we address this limitation by proposing dynamic resource management policies that monitor the resource usage of applications at runtime, then steals resources from the high-priority applications for lower-priority ones. The goal is to maintain the targeted level of performance for high-priority applications while improving the performance of lower-priority applications. We use a PI (Proportional-Integral gain) feedback controller based technique to maintain stability in our framework. Our evaluation results show that our policy can improve performance for lower-priority applications significantly while maintaining the performance for high-priority application, thus demonstrating the effectiveness of our dynamic QoS resource management policy.
引用
收藏
页数:29
相关论文
共 50 条
  • [31] Dynamic power-performance adaptation of parallel computation on chip multiprocessors
    Li, Jian
    Martinez, Jose F.
    [J]. TWELFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2006, : 77 - +
  • [32] Variation-aware application scheduling and power management for Chip Multiprocessors
    Teodorescu, Radu
    Torrellas, Josep
    [J]. ISCA 2008 PROCEEDINGS: 35TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2008, : 363 - 374
  • [33] CacheBalancer: Access Rate and Pain Based Resource Management for Chip Multiprocessors
    de Klerk, Jurrien
    Kumar, Sumeet S.
    van Leuken, Rene
    [J]. 2014 SECOND INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING (CANDAR), 2014, : 453 - 456
  • [34] Cooperative caching for chip multiprocessors
    Chang, Jichuan
    Sohi, Gurindar S.
    [J]. 33RD INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHTIECTURE, PROCEEDINGS, 2006, : 264 - 275
  • [35] Application mapping for chip multiprocessors
    Chen, Guangyu
    Li, Feihui
    Son, S. W.
    Kandemir, M.
    [J]. 2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 620 - +
  • [36] Network Caching for Chip Multiprocessors
    Wang, Jinglei
    Xue, Yibo
    Wang, Haixia
    Wang, Dongsheng
    [J]. 2009 IEEE 28TH INTERNATIONAL PERFORMANCE COMPUTING AND COMMUNICATIONS CONFERENCE (IPCC 2009), 2009, : 341 - +
  • [37] Proximity Coherence for Chip Multiprocessors
    Barrow-Williams, Nick
    Fensch, Christian
    Moore, Simon
    [J]. PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2010, : 123 - 134
  • [38] LODS: Locality-oriented dynamic scheduling for on-chip multiprocessors.
    Kandemir, M
    [J]. 41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 125 - 128
  • [39] Dynamic management of QoS for multimedia multicasting
    Vora, M
    Kumar, S
    [J]. INTERNET MULTIMEDIA MANAGEMENT SYSTEMS IV, 2003, 5242 : 198 - 207
  • [40] Customized on-chip memories for embedded chip multiprocessors
    Ozturk, O.
    Kandemir, M.
    Chen, G.
    Irwin, M. J.
    Karakoy, M.
    [J]. ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 743 - 748