共 50 条
- [2] VLSI ARCHITECTURE FOR HIGH-SPEED RANK AND MEDIAN FILTERING [J]. ELECTRONICS LETTERS, 1988, 24 (18) : 1179 - 1180
- [3] EFFICIENT SYSTOLIC HIGH-SPEED ARCHITECTURES FOR DELAYED MULTIPATH 2-DIMENSIONAL FIR AND IIR DIGITAL FILTERING [J]. IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1990, 137 (06): : 413 - 423
- [4] A high-speed median circuit [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (06) : 905 - 908
- [5] Hardware Implementation of a High-Speed Adaptive Filter Using a Combination of Systolic and Convex Architectures [J]. Circuits, Systems, and Signal Processing, 2024, 43 : 1773 - 1791
- [7] HIGH-SPEED ARCHITECTURES FOR 2-DIMENSIONAL STATE-SPACE RECURSIVE FILTERING [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1990, 37 (06): : 831 - 836
- [9] Architectures and Applications of High-Speed Vision [J]. OPTICAL REVIEW, 2014, 21 (06) : 875 - 882
- [10] HIGH-SPEED DRAMS WITH INNOVATIVE ARCHITECTURES [J]. IEICE TRANSACTIONS ON ELECTRONICS, 1994, E77C (08) : 1303 - 1315