HIGH-SPEED DRAMS WITH INNOVATIVE ARCHITECTURES

被引:0
|
作者
OHSHIMA, S
FURUYAMA, T
机构
关键词
DRAM; MEMORY BOTTLENECK; DATA BANDWIDTH; LATENCY; SYNCHRONOUS DRAM; PIPELINE ARCHITECTURE; DATA PREFETCHING; CACHE DRAM; FAST COPYBACK; RAMBUS INTERFACE; RAMBUS DRAM; PROTOCOL PACKET; PLL;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The newly developed high speed DRAMs are introduced and their innovative circuit techniques for achieving a high data bandwidth are described; the synchronous DRAM, the cache DRAM and the Rambus DRAM. They are all designed to fill the performance gap between MPUs and the main memory of computer systems, which will diverge in '90s. Although these high speed DRAMs have the same purpose to increase the data bandwidth, their approaches to accomplish it is different, which may in turn lead to some advantages or disadvantages as well as their fields of applications. The paper is intended not only to discuss them from technical overview, but also to be a guide to DRAM users when choosing the best fitting one for their systems.
引用
收藏
页码:1303 / 1315
页数:13
相关论文
共 50 条
  • [1] HIGH-SPEED DRAMS
    QUINNELL, RA
    [J]. EDN, 1991, 36 (11) : 106 - &
  • [2] High-speed DRAMs keep pace with high-speed systems
    Hampel, C
    [J]. EDN, 1997, 42 (03) : 141 - &
  • [3] BICMOS CIRCUIT TECHNOLOGY FOR HIGH-SPEED DRAMS
    WATANABE, S
    SAKUI, K
    FUSE, T
    HARA, T
    ARITOME, S
    HIEDA, K
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (01) : 4 - 9
  • [4] HIGH-SPEED SENSING SCHEME FOR CMOS DRAMS
    DHONG, SH
    LU, NCC
    HWANG, W
    PARKE, SA
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (01) : 34 - 40
  • [5] Architectures and applications of high-speed vision
    Yoshihiro Watanabe
    Hiromasa Oku
    Masatoshi Ishikawa
    [J]. Optical Review, 2014, 21 : 875 - 882
  • [6] Architectures and Applications of High-Speed Vision
    Watanabe, Yoshihiro
    Oku, Hiromasa
    Ishikawa, Masatoshi
    [J]. OPTICAL REVIEW, 2014, 21 (06) : 875 - 882
  • [7] Trends in high-speed DRAM architectures
    Kumanoya, M
    Ogawa, T
    Konishi, Y
    Dosaka, K
    Shimotori, K
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 1996, E79C (04) : 472 - 481
  • [8] PARALLEL ARCHITECTURES FOR HIGH-SPEED MULTIPLIERS
    MADEN, B
    GUY, CG
    [J]. 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 142 - 145
  • [9] Innovative high-speed cabling solutions
    Cady, E
    [J]. CONNECTOR SPECIFIER, 2002, 18 (05) : 9 - 12
  • [10] Cylindrical full metal capacitor technology for high-speed gigabit DRAMs
    Drynan, JM
    Nakajima, K
    Akimoto, T
    Saito, K
    Suzuki, M
    Kamiyama, S
    Takaishi, Y
    [J]. 1997 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1997, : 151 - 152