Product reliability in 90nm CMOS and beyond

被引:1
|
作者
Turner, AA [1 ]
机构
[1] IBM Corp, Syst & Technol Grp, Essex Jct, VT 05453 USA
关键词
D O I
10.1109/IRWS.2005.1609594
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
While 90nm and 45nm CMOS matures from the lab to the manufacturing floor, the reliability of the product becomes more important as defect densities and degradation mechanisms that affect microprocessors may not be observable in sufficient quantities or magnitude at the macro level. There is a need to understand that the interaction between design and manufacturing, as it relates to field reliability, is moving beyond test-site measurements and design simulation alone. Only via the integration of reliability methodologies throughout the entire product development cycle will tomorrow's products be successful. Understanding the product reliability and performance metrics through the useful life of the product is imperative. This requires knowledge of the most sensitive circuits and the mechanisms that are most likely to negatively affect them. The most time efficient way to do this is by tracking these metrics through an accelerated life stress and evaluating fails accordingly.
引用
收藏
页码:163 / 167
页数:5
相关论文
共 50 条
  • [21] W-band 90nm CMOS LNA Design
    Liao, Chien-Hsiung
    Hsieh, Cheng-Huang
    Hu, Robert
    Niu, Dow-Chih
    Shiao, Yu-Shao
    [J]. 2012 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC 2012), 2012, : 430 - 432
  • [22] 90nm CMOS用多晶SiGe栅极技术
    勤耘
    [J]. 今日电子, 2004, (09) : 83 - 84
  • [23] Investigation of the characteristics of GIDL current in 90nm CMOS technology
    Chen, HF
    Hao, Y
    Ma, XH
    Zhang, JC
    Li, K
    Cao, YR
    Zhang, JF
    Zhou, PJ
    [J]. CHINESE PHYSICS, 2006, 15 (03): : 645 - 648
  • [24] Common Source amplifier with feedback biasing in 90nm CMOS
    Singh, Tajeshwar
    Saether, Trond
    Ytterdal, Trond
    [J]. PRIME 2006: 2ND CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONIC AND ELECTRONICS, PROCEEDINGS, 2006, : 161 - +
  • [25] Specifications and methodologies for benchmarking of advanced CD-SEMs at the 90nm CMOS technology node and beyond
    Bunday, BD
    Bishop, M
    [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVII, PTS 1 AND 2, 2003, 5038 : 1038 - 1052
  • [26] Voltage acceleration NBTI study for a 90nm CMOS technology
    Wen, SJ
    Hinh, L
    Puchner, H
    [J]. 2003 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP - FINAL REPORT, 2003, : 147 - 148
  • [27] Silicon clean impact on 90nm CMOS devices performance
    Carrère, JP
    Bernard, H
    Petitdidier, S
    Beverina, A
    Rosa, J
    Guyader, F
    [J]. ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2003, : 235 - 238
  • [28] A 90nm CMOS 13.56MHz NFC Transceiver
    Morris, Steve
    Lefley, Alastair
    [J]. 2009 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2009, : 25 - 28
  • [29] DESIGN AND ANALYSIS OF PHASE LOCKED LOOP IN 90nm CMOS
    Bhargav, Gande
    Prasad, Govind
    Canchi, Srikar Datta
    Chanikya, Badam
    [J]. 2016 THIRTEENTH IEEE AND IFIP INTERNATIONAL CONFERENCE ON WIRELESS AND OPTICAL COMMUNICATIONS NETWORKS (WOCN), 2016,
  • [30] Miniaturized On-Chip Slot Antenna in 90nm CMOS
    Khan, Muhammad Raashid
    Zhang, ZhiChao
    Dinh, Anh
    Chen, Li
    Morsy, Mohamed
    Gorla, Hemachandra
    [J]. 2012 IEEE ANTENNAS AND PROPAGATION SOCIETY INTERNATIONAL SYMPOSIUM (APSURSI), 2012,