Simulation Research on Workshop Control Strategy in Semiconductor Wafer Probe Area

被引:0
|
作者
Zhang Tie-Zhu [1 ]
Wang Yue-Peng [1 ]
机构
[1] Harbin Univ Sci & Technol, Econ & Management Sch, Harbin 150080, Heilongjiang, Peoples R China
关键词
Semiconductor wafer probe area; EM-plant; UML; Workshop control strategy;
D O I
10.1109/CCCM.2008.320
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In view of semiconductor wafer probe area's workshop management and control problem, with the thought of object-oriented, a behavior model of probing workshop is set up in terms of the figuration of UML. Paper puts forward an integrated workshop control strategy considered three factors; wafer releasing speed, dispatching rule and buffer capacity. It uses the SimTalk brought by EM-plant to transform behavior model directly into simulation model. By analyzing the experimental result of simulation model, the influence of the wafer releasing speed, machine dispatching and buffer capacity upon probe performance indicators such as month output, production cycle and quantity of work in process are got. It supplies the decision maker with evidence.
引用
收藏
页码:224 / +
页数:2
相关论文
共 50 条
  • [31] Determining the optimal probing lot size for the wafer probe operation in semiconductor manufacturing
    Wang, Chih-Hsiung
    EUROPEAN JOURNAL OF OPERATIONAL RESEARCH, 2009, 197 (01) : 126 - 133
  • [32] A BOTTLENECK DETECTION AND DYNAMIC DISPATCHING STRATEGY FOR SEMICONDUCTOR WAFER FABRICATION FACILITIES
    Zhou, Zhugen
    Rose, Oliver
    PROCEEDINGS OF THE 2009 WINTER SIMULATION CONFERENCE (WSC 2009 ), VOL 1-4, 2009, : 1613 - 1623
  • [33] A new strategy for defect inspection by the virtual inspection in semiconductor wafer fabrication
    Pan, Jason Chao-Hsien
    Tai, Damon He
    COMPUTERS & INDUSTRIAL ENGINEERING, 2011, 60 (01) : 16 - 24
  • [34] Agile strategy adaptation in semiconductor wafer foundries: An example from Taiwan
    Wu, SY
    Hung, SC
    Lin, BW
    TECHNOLOGICAL FORECASTING AND SOCIAL CHANGE, 2006, 73 (04) : 436 - 451
  • [35] Research on A Collaborative Control Strategy of An Urban Expressway Merging Bottleneck Area
    Ma, Chicheng
    Wang, Jianjun
    Wang, Sai
    Lu, Xiaojuan
    Guo, Bingqian
    APPLIED SCIENCES-BASEL, 2022, 12 (22):
  • [36] Research on semiconductor wafer fabrication's hot lots problem
    Xu Sheng-liang
    Ma Hui-min
    Huang Zhong-lin
    2009 IEEE 16TH INTERNATIONAL CONFERENCE ON INDUSTRIAL ENGINEERING AND ENGINEERING MANAGEMENT, VOLS 1 AND 2, PROCEEDINGS, 2009, : 2131 - 2135
  • [37] Analysis of production control methods for semiconductor research and development fabs using simulation
    Ramamurthi, V
    Kuhl, ME
    Hirschman, KD
    PROCEEDINGS OF THE 2005 WINTER SIMULATION CONFERENCE, VOLS 1-4, 2005, : 2177 - 2185
  • [38] The Simulation and Forecast Model for Human Resources of Semiconductor Wafer Fab Operation
    Tzeng, Gwo-Hshiung
    Chang, Chun-Yen
    Lo, Mei-Chen
    INDUSTRIAL ENGINEERING AND MANAGEMENT SYSTEMS, 2005, 4 (01): : 47 - 53
  • [39] DISCRETE-EVENT SIMULATION FOR SEMICONDUCTOR WAFER FABRICATION FACILITIES: A TUTORIAL
    Fowler, John W.
    Moench, Lars
    Ponsignon, Thomas
    INTERNATIONAL JOURNAL OF INDUSTRIAL ENGINEERING-THEORY APPLICATIONS AND PRACTICE, 2015, 22 (05): : 661 - 682
  • [40] Simulation-based scheduling: Meeting the semiconductor wafer fabrication challenge
    Thompson, M
    IIE SOLUTIONS, 1996, 28 (05): : 30 - 34