Optimized Scheme for Power-of-Two Coefficient Approximation for Low Power Decimation Filters in Sigma Delta ADCs

被引：2

作者：

Shahein, Ahmed ^{[1
]}

Becker, Markus ^{[1
]}

Lotze, Niklas ^{[1
]}

Ortmanns, Maurits ^{[1
]}

Manoli, Yiannos ^{[1
]}

机构：

[1] Univ Freiburg, Chair Microelect, Dept Microsyst Engn, IMTEK, D-79110 Freiburg, Germany

来源：

2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2 | 2008年

关键词：

D O I：

10.1109/MWSCAS.2008.4616917

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A novel method for approximating filter coefficients to signed-power-of-two terms is proposed yielding a significant reduction in complexity and power consumption. A Matlab toolbox named MSD-Toolbox (Multi-Stage Decimation) was developed to design and optimize multi-stage decimation filters. The proposed design methodology was used to design an example decimation filter, which was synthesized in 0.13 mu m CMOS technology. The power consumption of the synthesized structure was analyzed. A reduction in power consumption of about 20% has been achieved for a 3-bit, second order lowpass sigma delta ADC decimation filter stage when compared with the conventional structure. For the well known quadratic polynomial objective function of FIR filters a novel subject constraint and limited signed-power-of-two space has been introduced.

引用

页码：787 / 790

页数：4

共 50 条

[1] Low-power area-efficient decimation filters in sigma-delta ADCs
Yi, Feng
Wu, Xiaobo
Xu, Jian
[J]. EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 833 - 836
[2] Low-Power Comb Decimation Filter for RF Sigma-Delta ADCs
Kilic, Alp
Haghighitalab, Delaram
Mehrez, Habib
Aboushady, Hassan
[J]. 2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1596 - 1599
[3] Low power sigma delta decimation filter
Nerurkar, SB
Abed, KH
Siferd, RE
Venugopal, V
[J]. 2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2002, : 647 - 650
[4] Low-Power Compensated Modified Comb Decimation Structure for Power-of-Two Decimation Factors
Dolecek, Gordana Jovanovic
de la Rosa, Jose M.
[J]. 2021 IEEE 12TH LATIN AMERICA SYMPOSIUM ON CIRCUITS AND SYSTEM (LASCAS), 2021,
[5] Low-power and hardware efficient decimation filters in sigma-delta A/D converters
Zhu, Hengfang
Wu, Xiaobo
Yan, Xiaolang
[J]. 2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 665 - 668
[6] Efficient Design and Synthesis of Decimation Filters for Wideband Delta-Sigma ADCs
Koppula, Rajaram Mohan Roy
Balagopal, Sakkarapani
Saxena, Vishal
[J]. 2011 IEEE INTERNATIONAL SOC CONFERENCE (SOCC), 2011, : 380 - 385
[7] A compact low-power decimation filter for sigma delta modulators
Li, SF
Wetherrell, J
[J]. 2000 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, PROCEEDINGS, VOLS I-VI, 2000, : 3223 - 3226
[8] Low power implementation of a Sigma Delta decimation filter for cardiac applications
Ascari, L
Pierazzi, A
Morandi, C
[J]. IMTC/2001: PROCEEDINGS OF THE 18TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-3: REDISCOVERING MEASUREMENT IN THE AGE OF INFORMATICS, 2001, : 750 - 755
[9] Low-power decimation filters for oversampling ADCs via the decorrelating (DECOR) transform
Seo, D
Shanbhag, NR
Feng, M
[J]. ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL III: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 9 - 12
[10] Signed Power-of-Two Term Allocation Scheme for the Design of FIR Filters
Izydorczyk, Jacek
Cionaka, Ludwig
[J]. 2008 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-5, 2008, : 408 - +

← 1 2 3 4 5 →