Optimized Scheme for Power-of-Two Coefficient Approximation for Low Power Decimation Filters in Sigma Delta ADCs

被引：2

作者：

Shahein, Ahmed ^{[1
]}

Becker, Markus ^{[1
]}

Lotze, Niklas ^{[1
]}

Ortmanns, Maurits ^{[1
]}

Manoli, Yiannos ^{[1
]}

机构：

[1] Univ Freiburg, Chair Microelect, Dept Microsyst Engn, IMTEK, D-79110 Freiburg, Germany

来源：

2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2 | 2008年

关键词：

D O I：

10.1109/MWSCAS.2008.4616917

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A novel method for approximating filter coefficients to signed-power-of-two terms is proposed yielding a significant reduction in complexity and power consumption. A Matlab toolbox named MSD-Toolbox (Multi-Stage Decimation) was developed to design and optimize multi-stage decimation filters. The proposed design methodology was used to design an example decimation filter, which was synthesized in 0.13 mu m CMOS technology. The power consumption of the synthesized structure was analyzed. A reduction in power consumption of about 20% has been achieved for a 3-bit, second order lowpass sigma delta ADC decimation filter stage when compared with the conventional structure. For the well known quadratic polynomial objective function of FIR filters a novel subject constraint and limited signed-power-of-two space has been introduced.

引用

页码：787 / 790

页数：4

共 50 条

[41] A Low-Power Parasitic-Insensitive Switched-Capacitor Integrator for Delta-Sigma ADCs
Meng, Xin
Wang, Tao
Temes, Gabor C.
[J]. 2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 986 - 989
[42] Design of FIR Filters with Sum of Power-of-Two Representation Using Simulated Annealing
Baudin, Roland
Lesthievent, Guy
[J]. 2014 7TH ADVANCED SATELLITE MULTIMEDIA SYSTEMS CONFERENCE AND THE 13TH SIGNAL PROCESSING FOR SPACE COMMUNICATIONS WORKSHOP (ASMS/SPSC), 2014, : 339 - 345
[43] A low power decimation filter architecture for high-speed single-bit sigma-delta modulation
Gustafsson, O
Ohlsson, H
[J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1453 - 1456
[44] Implementation of 1.5V low power two-path decimation filters for communications Δ-Σ converters
Liu, CM
Hutchens, C
[J]. 2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2002, : 128 - 131
[45] A Power-Efficient Polyphase Sharpened CIC Filter for Sigma-Delta ADCs
Karnati, Nikhil Reddy
Lee, Kye-Shin
Carletta, Joan
Veillette, Robert
[J]. 2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
[46] Signed power-of-two allocation scheme for the design of lattice orthogonal filter banks
Yu, YJ
Lim, YC
[J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1819 - 1822
[47] Low power two-stage comb decimation structures for high decimation factors
Gerardo Molina Salgado
Gordana Jovanovic Dolecek
Jose M. de la Rosa
[J]. Analog Integrated Circuits and Signal Processing, 2016, 88 : 245 - 254
[48] Low power two-stage comb decimation structures for high decimation factors
Molina Salgado, Gerardo
Jovanovic Dolecek, Gordana
de la Rosa, Jose M.
[J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2016, 88 (02) : 245 - 254
[49] Design of stable 2-D recursive filters using power-of-two coefficients
Univ of Windsor, Windsor, Canada
[J]. Proc IEEE Int Conf Electron Circuits Syst, (409-412):
[50] A sequential reoptimization approach for the design of signed power-of-two coefficient lattice QMF bank
Yu, YJ
Lim, YC
[J]. IEEE REGION 10 INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONIC TECHNOLOGY, VOLS 1 AND 2, 2001, : 57 - 60

← 1 2 3 4 5 →