Low-Power Compensated Modified Comb Decimation Structure for Power-of-Two Decimation Factors

被引：0
|
作者：
Dolecek, Gordana Jovanovic [1 ]
de la Rosa, Jose M. [2 ]
机构：
[1] Natl Inst INAOE, Puebla 72744, Mexico
[2] Univ Seville, IMSE CNM, CSIC, Seville, Spain
来源：
2021 IEEE 12TH LATIN AMERICA SYMPOSIUM ON CIRCUITS AND SYSTEM (LASCAS) | 2021年
关键词：
Decimation; comb; compensator; modified comb; non recursive structure; DESIGN;
D O I：
10.1109/LASCAS51355.2021.9459139
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents a low power non-recursive compensated modified comb decimation structure. A new simple wideband compensator for a modified comb is proposed. The compensator has only three coefficients, presented in a Signed Power of Two (SPT) form, which can be implemented by adders and shifts. As a result, we get a multiplierless compensator. Since the modified comb is a multiplierless filter, the overall filter is, like a comb filter, also a multiplierless filter. The compensated modified comb decreases comb-filter passband droop and improves its alias rejection. The benefits of the compensated modified comb are proven by the comparisons with the state of the art.
引用
收藏
页数：4
相关论文
共 50 条
  • [1] Modified Comb Decimator for High Power-of-Two Decimation Factors
    Molina Salgado, Gerardo
    Jovanovic Dolecek, Gordana
    de la Rosa, Jose M.
    [J]. 2014 IEEE 5TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2014,
  • [2] Low power two-stage comb decimation structures for high decimation factors
    Molina Salgado, Gerardo
    Jovanovic Dolecek, Gordana
    de la Rosa, Jose M.
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2016, 88 (02) : 245 - 254
  • [3] Low power two-stage comb decimation structures for high decimation factors
    Gerardo Molina Salgado
    Gordana Jovanovic Dolecek
    Jose M. de la Rosa
    [J]. Analog Integrated Circuits and Signal Processing, 2016, 88 : 245 - 254
  • [4] Low-Power Comb Decimation Filter for RF Sigma-Delta ADCs
    Kilic, Alp
    Haghighitalab, Delaram
    Mehrez, Habib
    Aboushady, Hassan
    [J]. 2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1596 - 1599
  • [5] Low-power implementation of a Comb decimation filter for ΔΣ analog-to-digital converters
    Xin, Xiao-ning
    Yu, Hai-bin
    Yang, Zhi-jia
    Lv, Yan
    [J]. 2006 8TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, VOLS 1-4, 2006, : 626 - 629
  • [6] Decimation filters: Low-power design and optimization
    Farag, EN
    Yan, RH
    Elmasry, MI
    [J]. 1997 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, VOLS 1 AND 2: PACRIM 10 YEARS - 1987-1997, 1997, : 850 - 853
  • [7] Optimized Scheme for Power-of-Two Coefficient Approximation for Low Power Decimation Filters in Sigma Delta ADCs
    Shahein, Ahmed
    Becker, Markus
    Lotze, Niklas
    Ortmanns, Maurits
    Manoli, Yiannos
    [J]. 2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2008, : 787 - 790
  • [8] A modified comb filter structure for decimation
    Saramaki, T
    Ritoniemi, T
    [J]. ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 2353 - 2356
  • [9] Modified Nonrecursive Comb Decimation Structure
    Dolecek, G. Jovanovic
    [J]. 2017 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2017,
  • [10] Low-power design of decimation filters for a digital IF receiver
    White, BA
    Elmasry, MI
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (03) : 339 - 345
12345