New technique for measuring the threshold voltage in MOS devices

被引:0
|
作者
Benfdila, A
Chikouche, A
Khanniche, MS
机构
[1] Univ Coll Swansea, Dept Elect & Elect Engn, Swansea SA2 8PP, W Glam, Wales
[2] Univ M Mammeri, Fac Engn, Microelect & Semicond Device Phys Lab, LMPDS, Tizi Ouzou 15000, Algeria
关键词
threshold voltage; surface potential; oxide traps; interface states; MOSFET; gate current; current frequency;
D O I
10.1016/S0167-9317(01)00701-8
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The present paper describes an experimental method that can be used to measure the threshold voltage in MOS devices in the form of transistors or capacitors. The proposed method is based on the detection of the non-steady-state/steady-state transition of the surface potential at the oxide-semiconductor interface of a MOS device, when it is swept from depletion to inversion regions. This detection is carried out as follows: a set of current versus gate signal frequency measurements, for different voltage amplitudes, is performed. The frequency values corresponding to the maximum measured current (optimum frequency) f(m), are read. Several gate voltage versus optimum frequencies (f(m)-V-G) curves are plotted for gate voltage values ranging from 0.2 to 3 V with a 0.1 V step increment. The (f(m)-V-G) curves are found to undergo an abrupt change of slope at a specific gate voltage value. The value of threshold voltage is extracted from the critical points of the former curves. Experiments have been carried out on different devices. The measured values of threshold voltage are found to be in good agreement to those obtained by the conventional I-D-V-GS and simulation methods as well as that supplied by the device manufacturer. (C) 2002 Elsevier Science B.V. All rights reserved.
引用
收藏
页码:409 / 413
页数:5
相关论文
共 50 条
  • [41] NEW TECHNIQUE FOR MEASURING THE SCATTERING COEFFICIENTS OF 2-PORT DEVICES
    YEO, SP
    CHENG, M
    ELECTRONICS LETTERS, 1994, 30 (23) : 1951 - 1953
  • [42] Breakdown voltage reduction in I-MOS devices
    Choi, Woo Young
    Song, Jae Young
    Kim, Jong Pil
    Kim, Sang Wan
    Lee, Jong Duk
    Park, Byung-Gook
    IEEE NMDC 2006: IEEE NANOTECHNOLOGY MATERIALS AND DEVICES CONFERENCE 2006, PROCEEDINGS, 2006, : 380 - 381
  • [43] Threshold voltage reduction in strained-Si/SiGe MOS devices due to a difference in the dielectric constants of Si and Ge
    Zainuddin, ANM
    Haque, A
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (12) : 2812 - 2814
  • [44] Accurate evaluation of fast threshold voltage shift for SiC MOS devices under various gate bias stress conditions
    Sometani, Mitsuru
    Okamoto, Mitsuo
    Hatakeyama, Tetsuo
    Iwahashi, Yohei
    Hayashi, Mariko
    Okamoto, Dai
    Yano, Hiroshi
    Harada, Shinsuke
    Yonezawa, Yoshiyuki
    Okumura, Hajime
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2018, 57 (04)
  • [45] Compact threshold-voltage model for short-channel partially-depleted (PD) SOI dynamic-threshold MOS (DTMOS) devices
    Kuo, JB
    Yuan, KH
    Lin, SC
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (01) : 190 - 196
  • [46] A New model for Predicting The Effect of Temperature and Devices Dimension on Threshold Voltage of PMOS in VLSI Devices, Circuits and systems
    Ruangphanit, A.
    Poyai, A.
    Sakunal, N.
    Niemcharoenl, S.
    Muanghlual, R.
    2015 12TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING/ELECTRONICS, COMPUTER, TELECOMMUNICATIONS AND INFORMATION TECHNOLOGY (ECTI-CON), 2015,
  • [47] VARIATION IN THRESHOLD VOLTAGE OF N-MOS NATURAL TRANSISTORS
    SRIVASTAVA, A
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1992, 73 (02) : 295 - 299
  • [48] THRESHOLD VOLTAGE CONTROLLABILITY IN DOUBLE-DIFFUSED MOS TRANSISTORS
    POCHA, MD
    GONZALEZ, AG
    DUTTON, RW
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1974, ED21 (12) : 778 - 784
  • [49] CMOS devices and technology - characteristics of mobility and threshold voltage in advanced devices
    TSMC
    不详
    Tech. Dig. Int. Electron Meet. IEDM, 2008,
  • [50] Threshold Voltage Engineering by Lanthanide Doping of the MOS Gate Stack
    Fet, A.
    Haeublein, V.
    Ryssel, H.
    ION IMPLANTATION TECHNOLOGY 2008, 2008, 1066 : 501 - 504