New technique for measuring the threshold voltage in MOS devices

被引:0
|
作者
Benfdila, A
Chikouche, A
Khanniche, MS
机构
[1] Univ Coll Swansea, Dept Elect & Elect Engn, Swansea SA2 8PP, W Glam, Wales
[2] Univ M Mammeri, Fac Engn, Microelect & Semicond Device Phys Lab, LMPDS, Tizi Ouzou 15000, Algeria
关键词
threshold voltage; surface potential; oxide traps; interface states; MOSFET; gate current; current frequency;
D O I
10.1016/S0167-9317(01)00701-8
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The present paper describes an experimental method that can be used to measure the threshold voltage in MOS devices in the form of transistors or capacitors. The proposed method is based on the detection of the non-steady-state/steady-state transition of the surface potential at the oxide-semiconductor interface of a MOS device, when it is swept from depletion to inversion regions. This detection is carried out as follows: a set of current versus gate signal frequency measurements, for different voltage amplitudes, is performed. The frequency values corresponding to the maximum measured current (optimum frequency) f(m), are read. Several gate voltage versus optimum frequencies (f(m)-V-G) curves are plotted for gate voltage values ranging from 0.2 to 3 V with a 0.1 V step increment. The (f(m)-V-G) curves are found to undergo an abrupt change of slope at a specific gate voltage value. The value of threshold voltage is extracted from the critical points of the former curves. Experiments have been carried out on different devices. The measured values of threshold voltage are found to be in good agreement to those obtained by the conventional I-D-V-GS and simulation methods as well as that supplied by the device manufacturer. (C) 2002 Elsevier Science B.V. All rights reserved.
引用
收藏
页码:409 / 413
页数:5
相关论文
共 50 条
  • [21] THRESHOLD VOLTAGE VARIATIONS WITH TEMPERATURE IN MOS TRANSISTORS
    WANG, R
    DUNKLEY, J
    DEMASSA, TA
    JELSMA, LF
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1971, ED18 (06) : 386 - &
  • [22] Temperature modeling of threshold voltage of MOS transistors
    Tyagi, MS
    Yadav, KS
    SEMICONDUCTOR DEVICES, 1996, 2733 : 19 - 29
  • [23] Threshold voltage extraction methods for MOS transistors
    Dobrescu, L
    Petrov, M
    Dobrescu, D
    Ravariu, C
    2000 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, CAS 2000 PROCEEDINGS, 2000, : 371 - 374
  • [24] Effective Control of Threshold Voltage of MOS Transistors
    Kumar, Manish
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2015, 10 (02): : 121 - 127
  • [25] On the Threshold Voltage Evolution for Submicronic MOS Transistors
    Bensegueni, Rachida
    Latreche, Saida
    AFRICAN REVIEW OF PHYSICS, 2008, 2 : 13 - 14
  • [26] THRESHOLD VOLTAGE OF NONUNIFORMLY DOPED MOS STRUCTURES
    DOUCET, G
    VANDEWIE.F
    SOLID-STATE ELECTRONICS, 1973, 16 (03) : 417 - 423
  • [27] A new analytical method of solving 2D Poisson's equation in MOS devices applied to threshold voltage and subthreshold modeling
    Klos, A
    Kostka, A
    SOLID-STATE ELECTRONICS, 1996, 39 (12) : 1761 - 1775
  • [28] A new technique to quantify deuterium passivation of interface traps in MOS devices
    Cheng, KG
    Hess, K
    Lyding, JW
    IEEE ELECTRON DEVICE LETTERS, 2001, 22 (05) : 203 - 205
  • [29] AN ANALYTICAL THRESHOLD-VOLTAGE MODEL OF TRENCH-ISOLATED MOS DEVICES WITH NONUNIFORMLY DOPED SUBSTRATES
    CHUNG, SSS
    LI, TC
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (03) : 614 - 622
  • [30] New ratio method for effective channel length and threshold voltage extraction in MOS transistors
    Cretu, B
    Bontchacha, T
    Ghibaudo, G
    Balestra, F
    ELECTRONICS LETTERS, 2001, 37 (11) : 717 - 719