A Power Efficient Masking Technique for Design of Robust Embedded Systems against SEUs and SETs

In this paper, an SET and SEU tolerant latch suitable for use in embedded systems called SETUR (Single Event Transient and Upset Robust latch) is presented and evaluated The SETUR is based on the use of a redundant feedback line and a CMOS delay element to tolerate the effect of the SETs occurring in the input line of the latch as well as SEUs occurring inside the latch. The experimental results shou, that the probability, of an SET resulting in a soft error can be reduced up to 90% by choosing a proper delay value. The soft error rate of the SETUR due to SEW occurring inside the latch is reduced by 95% while having lower area, power and performance overhead than the previously proposed latches.