Advanced process control of poly silicon gate critical dimensions

被引:0
|
作者
Rudolph, P. [1 ]
机构
[1] LSI Log Corp, Mfg Serv, Gresham, OR 97030 USA
关键词
APC; control; Critical Dimensions; Poly Gate CD;
D O I
10.1117/12.658860
中图分类号
TH7 [仪器、仪表];
学科分类号
0804 ; 080401 ; 081102 ;
摘要
The ability to control critical dimensions of structures on semiconductor devices is paramount to improving die yield and device performance. Historical methods of controlling critical dimensions include; tool matching, limiting processes to a limited tool set, and extensive monitoring. These methods have proven reasonably effective in controlling critical dimensions, but they are labor and resource intensive. The next level of factory performance is to automate corrections and drive critical dimensions to target. Use of this type of control, commonly referred to as Advanced Process Control (APC) has been a trend that is increasingly becoming the norm in our industry. This paper outlines the implementation of a controller that effectively targets Final Inspection Critical Dimensions (FICD's). This is accomplished by feeding Develop Inspection Critical Dimensions (DICD), FICD, chip code and chamber information in to a model. The controller makes use of a model to make recommendations for recipe parameters. These recipe parameters are transferred to the tool using XML protocol in an automated fashion. Offsets and disturbances are effectively adjusted for. This controller has been implemented in a production facility and has resulted in a 70% improvement in Cpk performance.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] AMD's advanced process control of poly-gate critical dimension
    Toprac, AJ
    [J]. PROCESS, EQUIPMENT, AND MATERIALS CONTROL IN INTEGRATED CIRCUIT MANUFACTURING V, 1999, 3882 : 62 - 65
  • [2] Advanced gate process critical dimension control in semiconductor manufacturing
    Sasano, H
    Liu, W
    Mui, DSL
    Yoo, K
    Yamartino, J
    [J]. 2003 IEEE INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, CONFERENCE PROCEEDINGS, 2003, : 382 - 385
  • [3] Advanced process monitoring and control methods for poly gate CD targeting
    Underwood, J.
    Gray, J.
    Shepherd, N.
    Caldwell, M.
    Neel, M.
    Darlington, B.
    [J]. 2006 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP, 2006, : 21 - +
  • [4] NMOS gate electrode selection process for advanced silicon devices
    Misra, V
    Heuss, G
    Suh, YS
    Zhong, HC
    Lee, JH
    [J]. RAPID THERMAL AND OTHER SHORT-TIME PROCESSING TECHNOLOGIES III, PROCEEDINGS, 2002, 2002 (11): : 225 - 234
  • [5] Statistical design of experiments and analysis on gate poly-silicon critical dimension
    Park, S
    [J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2004, 17 (03) : 362 - 374
  • [6] Advanced process control of the critical dimension in photolithography
    Wu, Chien-Feng
    Hung, Chih-Ming
    Chen, Juhn-Horng
    Lee, An-Chen
    [J]. INTERNATIONAL JOURNAL OF PRECISION ENGINEERING AND MANUFACTURING, 2008, 9 (01) : 12 - 18
  • [7] Advanced process control for 40nm Gate fabrication
    Tajima, M
    Arimoto, H
    Goto, TK
    Harada, F
    [J]. 2003 IEEE INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, CONFERENCE PROCEEDINGS, 2003, : 115 - 118
  • [8] Sidewall roughness control in advanced silicon etch process
    Liu, HC
    Lin, YH
    Hsu, W
    [J]. MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2003, 10 (01): : 29 - 34
  • [9] Poly-silicon gate and poly-silicon wire CD/EPE defect detection and classification through process window
    Andrews, Scott
    Volk, William
    Su, Bo
    Du, Hong
    Kumar, Bhavaniprasad
    Pulusuri, Ramanamurthy
    Vikram, Abhishek
    Li, Xiaochun
    Chen, Shaoyun
    [J]. Photomask Technology 2006, Pts 1 and 2, 2006, 6349 : U975 - U981
  • [10] Sidewall roughness control in advanced silicon etch process
    H.-C. Liu
    Y.-H. Lin
    W. Hsu
    [J]. Microsystem Technologies, 2003, 10 : 29 - 34