Surface-Potential-Based Drain Current Analytical Model for Triple-Gate Junctionless Nanowire Transistors

被引:83
|
作者
Trevisoli, Renan Doria [1 ]
Doria, Rodrigo Trevisoli [2 ]
de Souza, Michelly [2 ]
Das, Samaresh [3 ]
Ferain, Isabelle [4 ]
Pavanello, Marcelo Antonio [2 ]
机构
[1] Univ Sao Paulo, BR-05508900 Sao Paulo, Brazil
[2] Ctr Univ FEI, BR-09850901 Sao Bernardo Do Campo, Brazil
[3] Tyndall Natl Inst, Cork, Ireland
[4] Globalfoundries, Malta, NY 12020 USA
基金
巴西圣保罗研究基金会;
关键词
Drain current model; junctionless nanowire transistors (JNTs); short-channel effects (SCEs); temperature dependence; DESIGN; DEVICE;
D O I
10.1109/TED.2012.2219055
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes a drain current model for triple-gate n-type junctionless nanowire transistors. The model is based on the solution of the Poisson equation. First, the 2-D Poisson equation is used to obtain the effective surface potential for long-channel devices, which is used to calculate the charge density along the channel and the drain current. The solution of the 3-D Laplace equation is added to the 2-D model in order to account for the short-channel effects. The proposed model is validated using 3-D TCAD simulations where the drain current and its derivatives, the potential, and the charge density have been compared, showing a good agreement for all parameters. Experimental data of short- channel devices down to 30 nm at different temperatures have been also used to validate the model.
引用
收藏
页码:3510 / 3518
页数:9
相关论文
共 50 条
  • [21] Surface Potential and Drain Current Analytical Model of Gate All Around Triple Metal TFET
    Bagga, Navjeet
    Dasgupta, Sudeb
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (02) : 606 - 613
  • [22] Threshold voltage of p-type triple-gate junctionless transistors
    Oproglidis, T. A.
    Tassis, D. H.
    Tsormpatzoglou, A.
    Karatsori, T. A.
    Theodorou, C. G.
    Barraud, S.
    Ghibaudo, G.
    Dimitriadis, C. A.
    [J]. SOLID-STATE ELECTRONICS, 2022, 197
  • [23] Surface-Potential-Based Drain Current Model for Ambipolar Organic TFTs
    He, Hongyu
    Yin, Junli
    Lin, Xinnan
    Zhang, Shengdong
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (01) : 11 - 17
  • [24] Modeling the interface traps-related low frequency noise in triple-gate SOI junctionless nanowire transistors
    Trevisoli, Renan
    Doria, Rodrigo Trevisoli
    Barraud, Sylvain
    Pavanello, Marcelo Antonio
    [J]. MICROELECTRONIC ENGINEERING, 2019, 215
  • [25] Analytical models for channel potential, threshold voltage, and subthreshold swing of junctionless triple-gate FinFETs
    Hu, Guangxi
    Hu, Shuyan
    Feng, Jianhua
    Liu, Ran
    Wang, Lingli
    Zheng, Lirong
    [J]. MICROELECTRONICS JOURNAL, 2016, 50 : 60 - 65
  • [26] From Double to Triple Gate: Modeling Junctionless Nanowire Transistors
    Paz, Bruna Cardoso
    Pavanello, Marcelo Antonio
    Casse, Mikael
    Barraud, Sylvain
    Reimbold, Gilles
    Faynot, Olivier
    Avila-Herrera, Fernando
    Cerdeira, Antonio
    [J]. 2015 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2015, : 5 - 8
  • [27] A Complete Analytical Model of Surface Potential and Drain Current for an Ultra Short Channel Double Gate Asymmetric Junctionless Transistor
    Bora, Nipanka
    Subadar, Rupaban
    [J]. JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2019, 14 (09) : 1283 - 1289
  • [28] A surface-potential-based compact model of NMOSFET gate tunneling current
    Gu, X
    Wang, H
    Gildenblat, G
    Workman, G
    Veeraraghavan, S
    Shapira, S
    Stiles, K
    [J]. NANOTECH 2003, VOL 2, 2003, : 318 - 321
  • [29] Compact Model of Drain Current in Short-Channel Triple-Gate FinFETs
    Fasarakis, Nikolaos
    Tsormpatzoglou, Andreas
    Tassis, Dimitrios H.
    Pappas, Ilias
    Papathanasiou, Konstantinos
    Bucher, Matthias
    Ghibaudo, Gerard
    Dimitriadis, Charalabos A.
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (07) : 1891 - 1898
  • [30] 3-D Analytical Model for Short-Channel Triple-Gate Junctionless MOSFETs
    Guo, Zebang
    Zhang, Jinyu
    Ye, Zuochang
    Wang, Yan
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (10) : 3857 - 3863