共 50 条
- [21] A Wafer Level Approach for LED Packaging using TSV Last Technology [J]. 2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 1102 - 1108
- [22] Review of virtual wafer process modeling and metrology for advanced technology development [J]. JOURNAL OF MICRO-NANOPATTERNING MATERIALS AND METROLOGY-JM3, 2023, 22 (03):
- [23] Automated TEM Sample Preparation on Wafer Level for Metrology and Process Control [J]. ISTFA 2007, 2007, : 107 - +
- [24] WAFER-LEVEL HERMETIC PACKAGING TECHNOLOGY FOR MEMS USING ANODICALLY-BONDABLE LTCC WAFER [J]. 2011 IEEE 24TH INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS (MEMS), 2011, : 376 - 379
- [25] RF-MEMS wafer-level packaging using through-wafer via technology [J]. EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 441 - 447
- [26] Wafer Level Embedding Technology for 3D Wafer Level Embedded Package [J]. 2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 1289 - +
- [27] HIGH SPEED WAFER GEOMETRY ON SILICON WAFERS USING WAVE FRONT PHASE IMAGING FOR INLINE METROLOGY [J]. 2020 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2020 (CSTIC 2020), 2020,
- [29] Mask CD Uniformity Metrology for Logic Patterning and its Correlation to Wafer Data [J]. PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY XIX, 2012, 8441
- [30] An Ultra Small SAW RF Filter using Wafer Level Packaging Technology [J]. 2006 IEEE ULTRASONICS SYMPOSIUM, VOLS 1-5, PROCEEDINGS, 2006, : 196 - +