共 50 条
- [41] Enhanced memory performance by tailoring the microstructural evolution of (ZrO2)0.6(SiO2)0.4 charge trapping layer in the nanocrystallites-based charge trap flash memory cells APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2012, 108 (01): : 217 - 222
- [42] Fabrication and characterization of metal-oxide-nitride-oxynitride- polysilicon nonvolatile semiconductor memory device with silicon oxynitride (Si Ox Ny) as tunneling layer on glass Journal of Applied Physics, 2007, 102 (09):
- [44] A Case Study of C-V Hysteresis Instability in Metal-High-k-Oxide-Silicon Devices with ZrO2/Al2O3/Zr2O2 Stack as a Charge Trapping Layer 2017 IEEE 30TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (MIEL), 2017, : 79 - 82
- [45] Performance improvement of charge-trap memory by using a stacked Zr0.46Si0.54O2/Al2O3 charge-trapping layer PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE, 2016, 213 (11): : 3033 - 3038
- [46] Electrical characteristics of ZrO2 gate dielectric deposited on ultrathin silicon capping layer for SiGe metal-oxide-semiconductor device applications Choi, S. (hwanghs@kjist.ac.kr), 1600, Japan Society of Applied Physics (41):
- [49] High-performance transparent, all-oxide nonvolatile charge trap memory transistor using In-Ga-Zn-O channel and ZnO trap layer JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2014, 32 (06):