Electromagnetic Transient Faults Injection on a hardware and a software implementations of AES

被引:123
|
作者
Dehbaoui, Amine [1 ]
Dutertre, Jean-Max [1 ]
Robisson, Bruno [1 ]
Tria, Assia [1 ]
机构
[1] Dept Syst & Architectures Securises SAS, Gardanne, France
关键词
Electromagnetic Fault injection; Electromagnetic Pulse; AES; DFA; FPGA; MCU;
D O I
10.1109/FDTC.2012.15
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper considers the use of electromagnetic pulses (EMP) to inject transient faults into the calculations of a hardware and a software AES. A pulse generator and a 500 mu m-diameter magnetic coil were used to inject the localized EMP disturbances without any physical contact with the target. EMP injections were performed against a software AES running on a CPU, and a hardware AES (with and without countermeasure) embedded in a FPGA. The purpose of this work was twofold: (a) reporting actual faults injection induced by EMPs in our targets and describing their main properties; (b) explaining the coupling mechanism between the antenna used to produce the EMP and the targeted circuit, which causes the faults. The obtained results revealed a localized effect of the EMP since the injected faults were found dependent on the spatial position of the antenna on top of the circuit's surface. The assumption that EMP faults are related to the violation of the target's timing constraints was also studied and ascertained thanks to the use of a countermeasure based on monitoring such timing violations.
引用
收藏
页码:7 / 15
页数:9
相关论文
共 50 条
  • [1] Practical fault resilient hardware implementations of AES
    Sheikhpour, Saeide
    Mahani, Ali
    Bagheri, Nasour
    [J]. IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (05) : 596 - 606
  • [2] Power analysis resistant hardware implementations of AES
    Ordu, Levent
    Ors, Berna
    [J]. 2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 1408 - +
  • [3] Successfully attacking masked AES hardware implementations
    Mangard, S
    Pramstaller, N
    Oswald, E
    [J]. CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2005, PROCEEDINGS, 2005, 3659 : 157 - 171
  • [4] Strengthening hardware AES implementations against fault attacks
    Joye, M.
    Manet, P.
    Rigaud, J. -B.
    [J]. IET INFORMATION SECURITY, 2007, 1 (03) : 106 - 110
  • [5] An efficient masking scheme for AES software implementations
    Oswald, E
    Schramm, K
    [J]. INFORMATION SECURITY APPLICATIONS, 2006, 3786 : 292 - 305
  • [6] A Unified Analysis Approach for Hardware and Software Implementations
    Damaj, Issam W.
    [J]. 2016 IEEE 59TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2016, : 573 - 576
  • [7] Improved Differential Power Analysis Attacks on AES Hardware Implementations
    Han, Yu
    Zou, Xuecheng
    Liu, Zhenglin
    Chen, Yicheng
    [J]. 2007 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-15, 2007, : 2230 - 2233
  • [8] Optimized area and optimized speed hardware implementations of AES on FPGA
    Rizk, M. R. M.
    Morsy, M.
    [J]. IDT 2007: SECOND INTERNATIONAL DESIGN AND TEST WORKSHOP, PROCEEDINGS, 2007, : 207 - 217
  • [9] AES software implementations on ARM7TDMI
    Darnall, Matthew
    Kuhlman, Doug
    [J]. PROGRESS IN CRYPTOLOGY - INDOCRYPT 2006, PROCEEDINGS, 2006, 4329 : 424 - +
  • [10] An approach to software assisted recovery from hardware transient faults for real time systems
    Basu, D
    Paramasivam, R
    [J]. COMPUTER SAFETY, RELIABILITY AND SECURITY, PROCEEDINGS, 2000, 1943 : 264 - 274