共 50 条
- [2] Power analysis resistant hardware implementations of AES [J]. 2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 1408 - +
- [3] Successfully attacking masked AES hardware implementations [J]. CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2005, PROCEEDINGS, 2005, 3659 : 157 - 171
- [5] An efficient masking scheme for AES software implementations [J]. INFORMATION SECURITY APPLICATIONS, 2006, 3786 : 292 - 305
- [6] A Unified Analysis Approach for Hardware and Software Implementations [J]. 2016 IEEE 59TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2016, : 573 - 576
- [7] Improved Differential Power Analysis Attacks on AES Hardware Implementations [J]. 2007 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-15, 2007, : 2230 - 2233
- [8] Optimized area and optimized speed hardware implementations of AES on FPGA [J]. IDT 2007: SECOND INTERNATIONAL DESIGN AND TEST WORKSHOP, PROCEEDINGS, 2007, : 207 - 217
- [9] AES software implementations on ARM7TDMI [J]. PROGRESS IN CRYPTOLOGY - INDOCRYPT 2006, PROCEEDINGS, 2006, 4329 : 424 - +
- [10] An approach to software assisted recovery from hardware transient faults for real time systems [J]. COMPUTER SAFETY, RELIABILITY AND SECURITY, PROCEEDINGS, 2000, 1943 : 264 - 274