共 50 条
- [1] Power analysis resistant hardware implementations of AES [J]. 2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 1408 - +
- [3] The FPGA Implementations of AES Resistant to Differential Power Analysis [J]. ISTM/2009: 8TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-6, 2009, : 3396 - 3399
- [4] Invariant of Enhanced AES Algorithm Implementations Against Power Analysis Attacks [J]. CMC-COMPUTERS MATERIALS & CONTINUA, 2022, 72 (01): : 1861 - 1875
- [5] Hardening AES Hardware Implementations Against Fault and Error Inject Attacks [J]. PROCEEDINGS OF THE 2018 GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI'18), 2018, : 499 - 502
- [6] A Systematic Evaluation of EM and Power Side-Channel Analysis Attacks on AES Implementations [J]. 2021 IEEE INTERNATIONAL CONFERENCE ON INTELLIGENCE AND SECURITY INFORMATICS (ISI), 2021, : 46 - 51
- [7] Differential power analysis attacks against AES circuits implemented on a FPGA [J]. ICIW 2007: PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON INFORMATION WARFARE AND SECURITY, 2007, : 117 - 122
- [8] Differential Power Analysis of AES ASIC Implementations with Various S-box Circuits [J]. 2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 395 - +
- [10] A Novel AES Cryptographic Core Highly Resistant to Differential Power Analysis Attacks [J]. SBCCI 2008: 21ST SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2008, : 140 - +