Improved Differential Power Analysis Attacks on AES Hardware Implementations

被引:3
|
作者
Han, Yu [1 ]
Zou, Xuecheng [1 ]
Liu, Zhenglin [1 ]
Chen, Yicheng [1 ]
机构
[1] Huazhong Univ Sci & Technol, Dept Elect Sci & Technol, Res Ctr VLSI & Syst, Wuhan 430074, Peoples R China
关键词
security; AES; Differentia Power Analysis(DPA); Power Model;
D O I
10.1109/WICOM.2007.556
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
This paper presents an alternative way to enhance power analysis attacks on AES hardware implementations for wireless sensor network (WSN) nodes. The proposed attack method adopts hamming differences of intermediate results as the power model and arranges plaintext inputs to maximize the differences of power traces, A simulation-based experimental environment is built, and various power attacks are conducted on our AES hardware implementation. Unlike on software implementations, conventional power attacks on hardware implementations may not succeed or require more computations. However, our proposed method improves the success rate effectively using acceptable number of power traces and fewer computations. Furthermore, experimental results also demonstrate that the linear operations of AES hardware implementations extremely leak the data-dependent power information vulnerable to power attacks.
引用
收藏
页码:2230 / 2233
页数:4
相关论文
共 50 条
  • [1] Power analysis resistant hardware implementations of AES
    Ordu, Levent
    Ors, Berna
    [J]. 2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 1408 - +
  • [2] Strengthening hardware AES implementations against fault attacks
    Joye, M.
    Manet, P.
    Rigaud, J. -B.
    [J]. IET INFORMATION SECURITY, 2007, 1 (03) : 106 - 110
  • [3] The FPGA Implementations of AES Resistant to Differential Power Analysis
    Zou Cheng
    Zhang Peng
    Zhao Qiang
    [J]. ISTM/2009: 8TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-6, 2009, : 3396 - 3399
  • [4] Invariant of Enhanced AES Algorithm Implementations Against Power Analysis Attacks
    Ansari, Nadia Mustaqim
    Hussain, Rashid
    Arif, Sheeraz
    Hussain, Syed Sajjad
    [J]. CMC-COMPUTERS MATERIALS & CONTINUA, 2022, 72 (01): : 1861 - 1875
  • [5] Hardening AES Hardware Implementations Against Fault and Error Inject Attacks
    Bu, Lake
    Kinsy, Michel A.
    [J]. PROCEEDINGS OF THE 2018 GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI'18), 2018, : 499 - 502
  • [6] A Systematic Evaluation of EM and Power Side-Channel Analysis Attacks on AES Implementations
    Iyer, Vishnuvardhan
    Wang, Meizhi
    Kulkarni, Jaydeep
    Yilmaz, Ali E.
    [J]. 2021 IEEE INTERNATIONAL CONFERENCE ON INTELLIGENCE AND SECURITY INFORMATICS (ISI), 2021, : 46 - 51
  • [7] Differential power analysis attacks against AES circuits implemented on a FPGA
    Iwai, Keisuke
    Sasaki, Minoru
    Kurokawa, Takakazu
    [J]. ICIW 2007: PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON INFORMATION WARFARE AND SECURITY, 2007, : 117 - 122
  • [8] Differential Power Analysis of AES ASIC Implementations with Various S-box Circuits
    Sugawara, Takeshi
    Homma, Naofumi
    Aoki, Takafumi
    Satoh, Akashi
    [J]. 2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 395 - +
  • [9] Strengthening hardware implementations of NTRUEncrypt against fault analysis attacks
    Kamal, Abdel Alim
    Youssef, Amr M.
    [J]. JOURNAL OF CRYPTOGRAPHIC ENGINEERING, 2013, 3 (04) : 227 - 240
  • [10] A Novel AES Cryptographic Core Highly Resistant to Differential Power Analysis Attacks
    Ghellar, Felipe
    Lubaszewski, Marcelo S.
    [J]. SBCCI 2008: 21ST SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2008, : 140 - +