共 50 条
- [42] Rijndael FPGA implementation utilizing look-up tables SIPS 2001: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2001, : 349 - 360
- [43] Bit-Parallel Multiple Constant Multiplication using Look-Up Tables on FPGA 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 657 - 660
- [45] Delay Fault Testing of Look-Up Tables in SRAM-Based FPGAs Journal of Electronic Testing, 2005, 21 : 43 - 55
- [46] Requirements for delay testing of Look-Up Tables in SRAM-based FPGAs EIGHTH IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, 2003, : 147 - 152
- [47] Clockless Spin-based Look-Up Tables with Wide Read Margin GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, : 363 - 366
- [50] Algorithm for parallel inverse halftoning using partitioning of Look-Up Table (LUT) PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 3554 - 3557