Supply-Scalable High-Speed I/O Interfaces

被引:6
|
作者
Bae, Woorham [1 ,2 ]
机构
[1] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA
[2] Ayar Labs, Santa Clara, CA 95054 USA
关键词
computer communication; dynamic voltage and frequency scaling; energy-efficient computing; high-speed interface; low power; VOLTAGE-MODE TRANSMITTER; BIDIRECTIONAL LINK; PARALLEL I/O; FRONT-END; POWER; GB/S; TRANSCEIVER; PJ/BIT; CMOS; EQUALIZATION;
D O I
10.3390/electronics9081315
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Improving the energy efficiency of computer communication is becoming more and more important as the world is creating a massive amount of data, while the interface has been a bottleneck due to the finite bandwidth of electrical wires. Introducing supply voltage scalability is expected to significantly improve the energy efficiency of communication input/output (I/O) interfaces as well as make the I/Os efficiently adapt to actual utilization. However, there are many challenges to be addressed to facilitate the realization of a true sense of supply-scalable I/O. This paper reviews the motivations, background theories, design considerations, and challenges of scalable I/Os from the viewpoint of computer architecture down to the transistor level. Thereafter, a survey of the state-of-the-arts fabricated designs is discussed.
引用
收藏
页码:1 / 21
页数:21
相关论文
共 50 条
  • [1] Signal Sensitivity to Supply Noise on High-Speed I/O
    Chan, Siang Rui
    Tan, Fern Nee
    Mohd-Mokhtar, Rosmiwati
    2012 35TH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM (IEMT), 2012,
  • [2] Plane Bounce in High-speed Single-ended Signaling I/O Interfaces
    Oh, Dan
    2011 IEEE 20TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2011, : 3 - 6
  • [3] Advanced Modeling and Simulation of State-of-the-Art High-Speed I/O Interfaces
    Kim, Jaeha
    2014 IEEE PROCEEDINGS OF THE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2014,
  • [4] A scalable voltage controlled oscillator for multi-rate high-speed interfaces
    Demartinos, Andreas C.
    Tsimpos, Andreas
    Vlassis, Spyridon
    Souliotis, George
    Sgourenas, Savvas
    MICROELECTRONICS JOURNAL, 2016, 55 : 134 - 142
  • [5] Compact On-Chip Wire Models for the Clock Distribution of High-Speed I/O Interfaces
    Qi, Xiaoning
    Kim, Joong-Ho
    Yang, Ling
    Schmitt, Ralf
    Yuan, Chuck
    2008 IEEE-EPEP ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2008, : 217 - 220
  • [6] HIGH-SPEED BUS INTERFACES
    QUINNELL, RA
    EDN, 1993, 38 (20) : 43 - &
  • [7] Statistical Link Analysis of High-Speed Memory I/O Interfaces during Simultaneous Switching Events
    Ren, Jihong
    Oh, Dan
    Chang, Sam
    Lambrecht, Frank
    2008 IEEE-EPEP ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2008, : 21 - 24
  • [8] Scalable high-speed prefix matching
    Waldvogel, M
    Varghese, G
    Turner, J
    Plattner, B
    ACM TRANSACTIONS ON COMPUTER SYSTEMS, 2001, 19 (04): : 440 - 482
  • [9] A Jitter Cancellation Circuit for High Speed I/O Interfaces
    Deka, Anupjyoti
    Nagarajan, Mahalingam
    2016 29TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2016, : 157 - 162
  • [10] HIGH-SPEED CMOS I/O BUFFER CIRCUITS
    ISHIBE, M
    OTAKA, S
    TAKEDA, J
    TANAKA, S
    TOYOSHIMA, Y
    TAKATSUKA, S
    SHIMIZU, S
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (04) : 671 - 673