Investigation of Flip-Flop Effects in a Linear Analog Comparator-With-Hysteresis Circuit

被引：6

作者：

Roche, Nicolas J-H. ^{[1
,2
,3
]}

Buchner, S. P. ^{[1
]}

Roig, F. ^{[4
]}

Dusseau, L. ^{[3
]}

Warner, J. H. ^{[1
]}

Boch, J. ^{[3
]}

McMorrow, D. ^{[1
]}

Saigne, F. ^{[3
]}

Auriel, G. ^{[4
]}

Azais, B. ^{[5
]}

机构：

[1] US Naval Res Lab, Washington, DC 20375 USA

[2] George Washington Univ, Washington, DC 20052 USA

[3] Univ Montpellier 2, IES, CNRS, UMR 5214, F-34095 Montpellier 5, France

[4] Commissariat Energie Atom & Energies Alternat, CEA, F-46500 Gramat, France

[5] DGA, F-92221 Bagneux, France

来源：

IEEE TRANSACTIONS ON NUCLEAR SCIENCE | 2013年 / 60卷 / 04期

关键词：

Bipolar circuits; integrated circuit modeling; single event transient; transient propagation; transient response; SINGLE-EVENT TRANSIENTS; LM124; OPERATIONAL-AMPLIFIER; RADIATION; IMPACT;

D O I：

10.1109/TNS.2013.2258682

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The impact of the positive feedback loop on analog single event transient (ASET) shapes was investigated for a comparator-with-hysteresis circuit. Simulation based on previous developed ASET simulation tool is used to model the impact of the power supply voltage, the input voltage level and the injected energy. Simulation results show that these kinds of circuits are sensitive to flip-flop effects. This phenomenon occurs if the input voltage is in the hysteresis band range. In this case, simulations show that the ASET can latch the output into a non-desired state by changing the state of the circuit on his transfer characteristic curves. Laser experiments were conducted and show that the simulation outputs are in agreement with the experimental collected data.

引用

页码：2542 / 2549

页数：8

共 50 条

[1] CONVERT COMPARATOR INTO A FLIP-FLOP
HANISKO, JC
ELECTRONIC DESIGN, 1990, 38 (02) : 81 - 81
[2] Analysis and Synthesis of a Flip-Flop Comparator
E. V. Krekhov
I. V. Krekhov
Measurement Techniques, 2002, 45 : 1175 - 1182
[3] Analysis and synthesis of a flip-flop comparator
Krekhov, EV
Krekhov, IV
MEASUREMENT TECHNIQUES, 2002, 45 (11) : 1175 - 1182
[4] FAST COMPARATOR WITH A FLIP-FLOP STAGE
BAKINOVSKII, KN
SHCHORS, LS
INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1980, 23 (04) : 925 - 927
[5] TERNARY FLIP-FLOP CIRCUIT
RATH, SS
INTERNATIONAL JOURNAL OF ELECTRONICS, 1975, 38 (01) : 41 - 47
[6] A SIMPLE FLIP-FLOP CIRCUIT
HENDRY, DP
PERRY, AM
JOURNAL OF THE EXPERIMENTAL ANALYSIS OF BEHAVIOR, 1962, 5 (04) : 442 - &
[7] INTEGRATED JK FLIP-FLOP CIRCUIT
INABE, Y
KATAOKA, K
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1977, 12 (04) : 403 - 406
[8] CONTROLLED STABILITY OF FLIP-FLOP CIRCUIT
STUTZ, TOJ
MULLER, A
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1972, SC 7 (02) : 211 - &
[9] FLIP-FLOP RESOLVING TIME TEST CIRCUIT
ROSENBERGER, F
CHANEY, TJ
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1982, 17 (04) : 731 - 738
[10] An On-Chip Flip-Flop Characterization Circuit
Jain, Abhishek
Veggetti, Andrea
Crippa, Dennis
Rolandi, Pierluigi
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2011, 6448 : 41 - +

← 1 2 3 4 5 →