A New Current-Integrating Bang-Bang Phase Detector for Clock and Data Recovery

被引：1
|
作者：
Yuan, Fei [1 ]
机构：
[1] Ryerson Univ, Dept Elect & Comp Engn, Toronto, ON, Canada
来源：
2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2 | 2008年
关键词：
D O I：
10.1109/MWSCAS.2008.4616945
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper proposes a new current-integrating bang-bang phase detector that is insensitive to data transient disturbances. The phase detector extracts early-late phase information between the input and retimed data by integrating the input data and its complementary on two identical capacitors. In addition, it employs only one regenerative DFF for phase detection, significantly lowering hardware cost. The phase detector has been implemented in TSMC-0.18 mu m 1.8V CMOS technology and analyzed using Spectre-RF from Cadence Design Systems with BSIM3.3v device models. Simulation results are presented.
引用
收藏
页码：898 / 901
页数：4
相关论文
共 50 条
  • [1] A comprehensive Bang-Bang Phase Detector model for high speed clock and data recovery systems
    Mehrmanesh, S
    Masoumi, N
    [J]. 17TH ICM 2005: 2005 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2005, : 86 - 89
  • [2] New Multilevel Bang-Bang Phase Detector
    Sanchez-Azqueta, Carlos
    Gimeno, Cecilia
    Aldea, Concepcion
    Celma, Santiago
    [J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2013, 62 (12) : 3384 - 3386
  • [3] Analysis of phase noise due to bang-bang phase detector in PLL-based clock and data recovery circuits
    Vichienchom, K
    Liu, WT
    [J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 617 - 620
  • [4] A 10-Gb/s Multiphase Clock and Data Recovery Circuit with a Rotational Bang-Bang Phase Detector
    Kwon, Dae-Hyun
    Rhim, Jinsoo
    Choi, Woo-Young
    [J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2016, 16 (03) : 287 - 292
  • [5] Modeling of jitter in bang-bang clock and data recovery circuits
    Lee, J
    Kundert, KS
    Razavi, B
    [J]. PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 711 - 714
  • [6] Analysis and modeling of bang-bang clock and data recovery circuits
    Lee, J
    Kundert, KS
    Razavi, B
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (09) : 1571 - 1580
  • [7] Modeling of jitter in bang-bang clock and data recovery circuits
    Adrang, Habib
    Ghoreishi, Seyed Saleh
    [J]. COMPEL-THE INTERNATIONAL JOURNAL FOR COMPUTATION AND MATHEMATICS IN ELECTRICAL AND ELECTRONIC ENGINEERING, 2013, 32 (03) : 1151 - 1168
  • [8] Stability Analysis of Bang-Bang Phase-Locked Loops for Clock and Data Recovery Systems
    Ihm, Jae-Yong
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2013, 60 (01) : 1 - 5
  • [9] Bang-Bang Phase Detector Model Revisited
    Sanchez-Azqueta, C.
    Gimeno, C.
    Aldea, C.
    Celma, S.
    Azcona, C.
    [J]. 2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 1761 - 1764
  • [10] Influence of Jitter on Limit Cycles in Bang-Bang Clock and Data Recovery Circuits
    Verbeke, Marijn
    Rombouts, Pieter
    Vyncke, Arno
    Torfs, Guy
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (06) : 1463 - 1471
12345