High performance, highly reliable FD/SOI I/O MOSFETs in contemporary high-performance PD/SOI CMOS

被引：0

作者：

Trivedi, V. P. ^{[1
]}

Winstead, B. ^{[1
]}

Choi, P. ^{[1
]}

Kang, L. ^{[1
]}

Luo, T. ^{[1
]}

Khazhinsky, M. ^{[1
]}

Haggag, A. ^{[1
]}

Parsons, S. ^{[1
]}

Sanchez, H. ^{[2
]}

Moosa, M. ^{[1
]}

Kolagunta, V. ^{[1
]}

Cheek, J. ^{[1
]}

机构：

[1] Freescale Semicond Inc, TSO, ASTS, 3501 Bluestein Blvd MD K10, Austin, TX 78721 USA

[2] Freescale Semicomduc Inc, Austin, TX 78729 USA

来源：

2007 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS | 2007年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Integration of hilly-depleted SOI (FD/SOI) MOSFETs for high performance 3.3V/2.5V I/O applications in contemporary high-performance partially-depleted SOI (PD/SOI) CMOS is reported for the first time. The FD/SOI MOSFETs feature dual etch-stop layer (dESL) stressor, optimized (minority) carrier lifetime killing implant in source/drain extension, and optimized in-situ steam generated (ISSG) gate oxidation process.

引用

页码：73 / +

页数：2

共 50 条

[11] SOI Design for a High-Performance IO Interface
Chang, Ken
Wu, Ting
Kaviani, Kambiz
Chun, Jung-Moon
2009 IEEE INTERNATIONAL SOI CONFERENCE, 2009, : 71 - +
[12] Strained SOI technology for high-performance, low-power CMOS applications
Takagi, S
Mizuno, T
Tezuka, T
Sugiyama, N
Numata, T
Usuda, K
Moriyama, Y
Nakaharai, S
Koga, J
Tanabe, A
Maeda, T
2003 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE: DIGEST OF TECHNICAL PAPERS, 2003, 46 : 376 - +
[13] Comparison of high-frequency performance of quasi-SOI and conventional SOI power MOSFETs
Hiraoka, Y
Matsumoto, S
Sakai, T
12TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS - PROCEEDINGS, 2000, : 161 - 164
[14] Analog Performance of PD-SOI MOSFETs at High Temperatures Using Reverse Body Bias
Schmidt, A.
Kappert, H.
Kokozinski, R.
2013 9TH CONFERENCE ON PH. D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME 2013), 2013, : 181 - 184
[15] On the performance advantage of PD/SOI CMOS with floating bodies
Pelella, MM
Fossum, JG
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (01) : 96 - 104
[16] Effects of gate structures on the RF performance in PD SOI MOSFETs
Lee, BJ
Kim, K
Yu, CG
Lee, JH
Park, JT
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2005, 15 (04) : 223 - 225
[17] 3D CMOS SOI for high performance computing
Abou-Samra, SJ
Aisa, PA
Guyot, A
Courtois, B
1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, 1998, : 54 - 58
[18] Advanced SOI CMOS transistor technology for high performance microprocessors
Horstmann, M.
Wiatr, M.
Wei, A.
Hoentschel, J.
Feudel, Th.
Scheiper, Th.
Stephan, R.
Gerhadt, M.
Kruegel, S.
Raab, M.
SOLID-STATE ELECTRONICS, 2009, 53 (12) : 1212 - 1219
[19] Advanced SOI CMOS transistor technology for high performance microprocessors
Horstmann, M.
Wiatr, M.
Wei, A.
Hoentschel, J.
Feudel, Th.
Scheiper, Th.
Stephan, R.
Gerhadt, M.
Raab, M.
ULIS 2009: 10TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION OF SILICON, 2009, : 11 - 14
[20] SOI technology for future high-performance smart cards
Nève, A
Flandre, D
Quisquater, JJ
IEEE MICRO, 2003, 23 (03) : 58 - 67

← 1 2 3 4 5 →