Dual-Gate Silicon Carbide (SiC) Lateral Nanoelectromechanical Switches

被引:0
|
作者
He, Tina [1 ]
Yang, Rui [1 ]
Rajgopal, Srihari [1 ]
Bhunia, Swarup [1 ]
Mehregany, Mehran [1 ]
Feng, Philip X-L [1 ]
机构
[1] Case Western Reserve Univ, Cleveland, OH 44106 USA
关键词
Nanoelectromechanical Systems (NEMS); Silicon Carbide (SiC); Switches; Dual-Gate; High Termperature;
D O I
暂无
中图分类号
R318 [生物医学工程];
学科分类号
0831 ;
摘要
We present demonstration and experimental results of four-terminal nanoscale electromechanical switches with a novel dual-gate design in a lateral configuration based on polycrystalline silicon carbide (poly-SiC) nanocantilevers. The switches operate at both room temperature and high temperature up to T approximate to 500 degrees C in ambient air with enhanced control over the distributed electrostatic actuation force, and also enable recovery from stiction at contact. We have experimentally demonstrated multiple switching cycles of these nanomechanical switches with different actuation control schemes, and active release from stiction by exploiting a repulsive mechanism. In combination with modeling of cantilever deflection, the experiments help reveal the coupled electromechanical behavior of the device when making contact during switching operations, and suggest possible correlation between the switch degradation observed over cycles and the elastic deformation of nanocantilevers.
引用
收藏
页码:554 / 557
页数:4
相关论文
共 50 条
  • [21] Silicon carbide micro- and nanoelectromechanical systems
    Mehregany, M
    Zorman, CA
    MEMS/MOEMS COMPONENTS AND THEIR APPLICATIONS, 2004, 5344 : XXV - XXXI
  • [22] Silicon carbide micro- and nanoelectromechanical systems
    Mehregany, M
    Zorman, CA
    MICROMACHINING AND MICROFABRICATION PROCESS TECHNOLOGY IX, 2004, 5342 : 1 - 7
  • [23] Turnstile operation using a silicon dual-gate single-electron transistor
    Ono, Y
    Zimmerman, NM
    Yamazaki, K
    Takahashi, Y
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS, 2003, 42 (10A): : L1109 - L1111
  • [24] DUAL-GATE NANOSTRUCTURED SILICON MOSFETS - FABRICATION AND LOW-TEMPERATURE CHARACTERIZATION
    DEGRAAF, C
    CARO, J
    HEYERS, K
    RADELAAR, S
    MICROELECTRONIC ENGINEERING, 1993, 21 (1-4) : 405 - 408
  • [25] Process optimization of dual-gate CMOS
    Liu, IM
    Chen, YY
    Connor, C
    Joshi, AB
    Kwong, DL
    MICROELECTRONIC DEVICE TECHNOLOGY, 1997, 3212 : 72 - 79
  • [26] UNDERSTANDING AND USING DUAL-GATE MOSFET
    DAWSON, R
    AHRONS, R
    DITRICK, N
    ELECTRONIC ENGINEER, 1967, 26 (09): : 36 - &
  • [27] ANALYSIS AND MODELING OF DUAL-GATE MOSFETS
    BARSAN, RM
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1981, 28 (05) : 523 - 534
  • [28] InAs/AlSb dual-gate HFETs
    Bolognesi, CR
    Dvorak, MW
    Chow, DH
    1996 54TH ANNUAL DEVICE RESEARCH CONFERENCE DIGEST, 1996, : 136 - 137
  • [29] Noise modelling of dual-gate MESFET
    Markovic, V
    Milovanovic, B
    MalesIlic, N
    ELECTRONICS LETTERS, 1997, 33 (09) : 820 - 821
  • [30] Dual-Gate TFT For Chemical Detection
    Le Bihan, F.
    Donero, Laetitia
    Le Borgne, Brice
    De Sagazan, Olivier
    Tessier, Pierre-Yves
    El Mel, Abel-Aziz
    Kovacevic, Eva
    Le Brizoual, Laurent
    THIN FILM TRANSISTOR TECHNOLOGIES 14 (TFTT 14), 2018, 86 (11): : 169 - 176