Cache write generate for parallel image processing on shared memory architectures

被引：1

作者：

Wittenbrink, CM ^{[1
]}

Somani, AK ^{[1
]}

Chen, CH ^{[1
]}

机构：

[1] UNIV WASHINGTON, DEPT ELECT ENGN, SEATTLE, WA 98195 USA

来源：

IEEE TRANSACTIONS ON IMAGE PROCESSING | 1996年 / 5卷 / 07期

关键词：

D O I：

10.1109/83.502410

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

We investigate cache write generate, our cache mode invention. We demonstrate that for parallel image processing applications, the new mode improves main memory bandwidth, CPU efficiency, cache hits, and cache latency. We use register level simulations validated by the UW-Proteus system. Many memory, cache, and processor configurations are evaluated.

引用

页码：1204 / 1208

页数：5

共 50 条

[21] A Parallel Algorithm to Accelerate DEVS Simulations in Shared Memory Architectures
Trabes, Guillermo German
Wainer, Gabriel A.
Gil-Costa, Veronica
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2023, 34 (05) : 1609 - 1620
[22] PARALLEL SPARSE QR FACTORIZATION ON SHARED-MEMORY ARCHITECTURES
MATSTOMS, P
PARALLEL COMPUTING, 1995, 21 (03) : 473 - 486
[23] Computing in memory architectures for digital image processing
Roth, Luke
Coraor, Lee
Landis, David
Hulina, Paul
Deno, Scott
Records of the IEEE International Workshop on Memory Technology, Design and Testing, 1999, : 8 - 15
[24] An approach to efficient implementation of variant template pipelines for image processing on distributed memory parallel architectures
Dong, YN
CHINESE JOURNAL OF ELECTRONICS, 2000, 9 (04): : 466 - 470
[25] STABLE MEMORY FOR A DISK WRITE CACHE
COGHLAN, BA
JONES, JO
MICROPROCESSING AND MICROPROGRAMMING, 1995, 41 (01): : 53 - 70
[26] Reconfigurable architectures for parallel execution of image processing tasks
Gorgon, M.
OPTO-ELECTRONICS REVIEW, 2007, 15 (04) : 196 - 201
[27] A Comparative Study and Evaluation of Parallel Programming Models for Shared-Memory Parallel Architectures
Miguel Sanchez, Luis
Fernandez, Javier
Sotomayor, Rafael
Escolar, Soledad
Daniel Garcia, J.
NEW GENERATION COMPUTING, 2013, 31 (03) : 139 - 161
[28] Bounded Incoherence: A Programming Model for Non-Cache-Coherent Shared Memory Architectures
Ren, Yuxin
Parmer, Gabriel
Milojicic, Dejan
PROCEEDINGS OF THE ELEVENTH INTERNATIONAL WORKSHOP ON PROGRAMMING MODELS AND APPLICATIONS FOR MULTICORES AND MANYCORES, PMAM 2020, 2020, : 1 - 10
[29] A Comparative Study and Evaluation of Parallel Programming Models for Shared-Memory Parallel Architectures
Luis Miguel Sanchez
Javier Fernandez
Rafael Sotomayor
Soledad Escolar
J. Daniel. Garcia
New Generation Computing, 2013, 31 : 139 - 161
[30] ParC - an extension of C for shared memory parallel processing
Ben-Asher, Yosi
Feitelson, Dror G.
Rudolph, Larry
Software - Practice and Experience, 1996, 26 (05): : 581 - 612

← 1 2 3 4 5 →