A 12-b Asynchronous SAR Type ADC for Bio Signal Detection

被引:6
|
作者
Lim, Shin-Il [1 ]
Kim, Jin Woo [1 ]
Yoon, Kwang-Sub [2 ]
Lee, Sangmin [2 ]
机构
[1] Seokyeong Univ, Dept Elect Engn, Seoul 136704, South Korea
[2] Inha Univ, Dept Elect Engn, Inchon 402751, South Korea
基金
新加坡国家研究基金会;
关键词
SAR type ADC; biomedical; split capacitor array; asynchronous control;
D O I
10.5573/JSTS.2013.13.2.108
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes a low power asynchronous successive approximation register (SAR) type 12b analog-to-digital converter (ADC) for biomedical applications in a 0.35 mu m CMOS technology. The digital-to-analog converter (DAC) uses a capacitive split-arrays consisting of 6-b main array, an attenuation capacitor C and a 5-b sub array for low power consumption and small die area. Moreover, splitting the MSB capacitor into sub-capacitors and an asynchronous SAR reduce power consumption. The measurement results show that the proposed ADC achieved the SNDR of 68.32 dB, the SFDR of 79 dB, and the ENOB (effective number of bits) of 11.05 bits. The measured INL and DNL were 1.9LSB and 1.5LSB, respectively. The power consumption including all the digital circuits is 6.7 mu W at the sampling frequency of 100 KHz under 3.3 V supply voltage and the FoM (figure of merit) is 49 fJ/conversion-step.
引用
收藏
页码:108 / 113
页数:6
相关论文
共 50 条
  • [1] A 12-b 40-MS/s Calibration-Free SAR ADC
    Hsu, Chung-Wei
    Chang, Soon-Jyh
    Huang, Chun-Po
    Chang, Li-Jen
    Shyu, Ya-Ting
    Hou, Chih-Huei
    Tseng, Hwa-An
    Kung, Chih-Yuan
    Hu, Huan-Jui
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (03) : 881 - 890
  • [2] A 12-b Subranging SAR ADC Using Detect-and-Skip Switching and Mismatch Calibration for Biopotential Sensing Applications
    Nguyen, Cong Luong
    Phan, Huu Nhan
    Lee, Jong-Wook
    SENSORS, 2022, 22 (09)
  • [3] A 12-b 4-MS/s SAR ADC With Configurable Redundancy in 28-nm CMOS Technology
    Haenzsche, Stefan
    Hoeppner, Sebastian
    Ellguth, Georg
    Schueffny, Rene
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (11) : 835 - 839
  • [4] Design of Asynchronous SAR ADC for Low Power Mixed Signal Applications
    Verma, Deeksha
    Kang, Hye Yeong
    Shehzad, Khuram
    Rehman, Muhammad Riaz Ur
    Lee, Kang-Yoon
    PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017), 2017, : 222 - 223
  • [5] Deterministic Dithering-Based 12-b 8-MS/s SAR ADC in 0.18-μm CMOS
    Konwar, Shruti
    Roy, Harshit
    Chiang, Shiuh-Hua Wood
    Sahoo, Bibhu Datta
    IEEE SOLID-STATE CIRCUITS LETTERS, 2022, 5 : 243 - 246
  • [6] A 12-b, 60-MSample/s cascaded folding and interpolating ADC
    Vorenkamp, P
    Roovers, R
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (12) : 1876 - 1886
  • [7] A low power 12-b 40-MS/s pipeline ADC
    Yin Xiumei
    Wei Qi
    Xu Lai
    Yang Huazhong
    JOURNAL OF SEMICONDUCTORS, 2010, 31 (03)
  • [8] A low power 12-b 40-MS/s pipeline ADC
    殷秀梅
    魏琦
    许莱
    杨华中
    半导体学报, 2010, 31 (03) : 95 - 100
  • [9] 12-b digital-background-calibrated algorithmic ADC with -90-dB THD
    Solid-Stt. Circt. Res. Laboratory, Dept. of Elec. and Comp. Engineering, University of California, Davis, CA 95616, United States
    IEEE J Solid State Circuits, 12 (1812-1820):
  • [10] Design of a 12-Bit SAR ADC for Neural Signal Acquisition
    Yang, Hai-Dong
    Li, Xiao-Ran
    Wang, Xing-Hua
    MECHANICS AND MATERIALS SCIENCE, 2018, : 175 - 184