An Optimized Method of Embedded System Based on On - Chip Programmable Memory

被引:0
|
作者
Guo, Yi [1 ,2 ]
Hu, Wei [1 ,2 ]
Bao, Tiantian [1 ,2 ]
Pan, Hongyu [1 ,2 ]
机构
[1] Wuhan Univ Sci & Technol, Coll Comp Sci & Technol, Wuhan, Hubei, Peoples R China
[2] Hubei Prov Key Lab Intelligent Informat Proc & Re, Wuhan, Hubei, Peoples R China
基金
中国国家自然科学基金;
关键词
Optimization method; On-chip; Embedded Systems; Optimization; Scheduling priority;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In order to improve the efficiency of on-chip programmable memory and reduce power consumption, This paper introduces an embedded system optimization method based on on-chip programmable memory. The method of this paper first analyzes and marks the running time of the storage object, then calculates the scheduling priority of the storage object, and then generates the scheduling sequence of the storage object on the chip programmable memory based on the scheduling priority. Finally, the storage space is allocated according to the size of the on-chip programmable memory space. This method realizes the scheduling of storage objects by using the frequency of storage objects and the use of time as parameters, which improves the efficiency of the on-chip programmable memory, improves the performance of the embedded system and reduces the energy consumption of the embedded system.
引用
收藏
页码:790 / 793
页数:4
相关论文
共 50 条
  • [41] Chip design of a field programmable VLSI processor using memory-based cells
    Ohsawa, N
    Sakamoto, O
    Hariyama, M
    Kameyama, A
    SICE 2003 ANNUAL CONFERENCE, VOLS 1-3, 2003, : 1973 - 1977
  • [42] Rapid Display Optimization Based on On-chip Programmable Memory for Mobile Intelligent Devices
    Jia, Ruo
    Hu, Wei
    Li, Ziheng
    Ma, Zewei
    Wang, Jiapei
    2015 CHINESE AUTOMATION CONGRESS (CAC), 2015, : 13 - 17
  • [43] Programmable built-in self-testing of embedded RAM clusters in system-on-chip architectures
    Benso, A
    Di Carlo, S
    Di Natale, G
    Prinetto, P
    Bodoni, ML
    IEEE COMMUNICATIONS MAGAZINE, 2003, 41 (09) : 90 - 97
  • [44] System on a programmable chip oriented JPEG-2000 entropy coder implementation for multimedia embedded systems
    Aouadi, I
    Benmouhoub, R
    Hammami, O
    ICCE: 2005 INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, DIGEST OF TECHNICAL PAPERS, 2005, : 447 - 448
  • [45] Field programmable gate array/system on a programmable chip-based implementation of model predictive controller
    Chen, H.
    Xu, F.
    Xi, Y.
    IET CONTROL THEORY AND APPLICATIONS, 2012, 6 (08): : 1055 - 1063
  • [46] System-on-programmable-chip implementation of diminishing learning based pattern recognition system
    Manikandan, J.
    Venkataramani, B.
    INTERNATIONAL JOURNAL OF MACHINE LEARNING AND CYBERNETICS, 2013, 4 (04) : 347 - 363
  • [47] System-on-programmable-chip implementation of diminishing learning based pattern recognition system
    J. Manikandan
    B. Venkataramani
    International Journal of Machine Learning and Cybernetics, 2013, 4 : 347 - 363
  • [48] Layout-Aware and Programmable Memory BIST Synthesis for Nanoscale System-on-Chip Designs
    Kokrady, Aman
    Ravikumar, C. P.
    Chandrachoodan, Nitin
    PROCEEDINGS OF THE 17TH ASIAN TEST SYMPOSIUM, 2008, : 351 - 356
  • [49] Programmable RF System for RF System-on-Chip
    Ryu, Jee-Youl
    Kim, Sung-Woo
    Lee, Dong-Hyun
    Park, Seung-Hun
    Lee, Jung-Hoon
    Ha, Deock-Ho
    Kim, Seung-Un
    COMMUNICATION AND NETWORKING, PT II, 2010, 120 : 316 - 320
  • [50] Memory Architectures for embedded systems-on-chip
    Panda, PR
    Dutt, ND
    HIGH PERFORMANCE COMPUTING - HIPC 2002, PROCEEDINGS, 2002, 2552 : 647 - 662