Systematic Design of 10-bit 50MS/s Pipelined ADC

被引：0

作者：

Zhu, Kehan ^{[1
]}

Balagopal, Sakkarapani ^{[1
]}

Saxena, Vishal ^{[1
]}

机构：

[1] Boise State Univ, Dept Elect & Comp Engn, Boise, ID 83725 USA

来源：

2013 IEEE WORKSHOP ON MICROELECTRONICS AND ELECTRON DEVICES (WMED) | 2013年

关键词：

Pipelined ADC; SNR; ENOB; SFDR; CMOS ADC;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A systematical design analysis of a 10-bit 50MS/s pipelined ADC is presented. With an opamp-sharing technique, the power consumption is reduced drastically. Simulated in a 130-nm CMOS process, it achieves a 58.9dB signal-to-noise ratio (SNR), a 9.3 effective number of bits (ENOB), 64dB spurious free dynamic range (SFDR) with a sinusoid input of 4.858-MHz 1-V-pp at 50MS/s, and consumes less than 24 mW from a 1.2-V supply.

引用

页码：17 / 20

页数：4

共 50 条

[1] A 10-bit 50-MS/s pipelined ADC with opamp cuffent reuse
Ryu, Seung-Tak
Song, Bang-Sup
Bacrania, Kantilal
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (03) : 475 - 485
[2] A systematic design approach for low-power 10-bit 100 MS/s pipelined ADC
Meganathan, D.
Sukumaran, Amrith
Babu, M. M. Dinesh
Moorthi, S.
Deepalakshmi, R.
MICROELECTRONICS JOURNAL, 2009, 40 (10) : 1417 - 1435
[3] A Study of a10-bit 50MS/s Low Voltage Low Power Pipelined ADC
Zhang, Cuncai
Wang, Hui
Cheng, Yuhua
2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1972 - 1975
[4] A design of 10-bit, 10 MS/s Pipelined ADC with Time-interleaved SAR
Jang, ByeongGi
Hayder, Abbas Syed
Do, SungHan
Cho, SungHun
Lee, DongSoo
Pu, YoungGun
Hwang, Keum Cheol
Yang, Youngoo
Lee, Kang-Yoon
MICROELECTRONICS JOURNAL, 2017, 62 : 79 - 84
[5] A 10-bit 50-MS/s subsampling pipelined ADC based on SMDAC and opamp sharing
陈利杰
周玉梅
卫宝跃
Journal of Semiconductors, 2010, (11) : 93 - 99
[6] A 10-bit 50-MS/s subsampling pipelined ADC based on SMDAC and opamp sharing
Chen Lijie
Zhou Yumei
Wei Baoyue
JOURNAL OF SEMICONDUCTORS, 2010, 31 (11) : 1150061 - 1150067
[7] 100 MS/s, 10-BIT ADC USING PIPELINED SUCCESSIVE APPROXIMATION
Sarafi, Sahar
Hadidi, Kheyrollah
Abbaspour, Ebrahim
Bin Aain, Abu Khari
Abbaszadeh, Javad
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2014, 23 (05)
[8] A 10-bit 50-MSPS pipelined CMOS ADC
Hashim, Mohamad-Faizal
Yusoff, Yuzman
Ahmad, Mohd. Rais
2006 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2006, : 459 - +
[9] A 10-bit 50 MS/s Pipelined ADC With Capacitor-Sharing and Variable-gm Opamp
Lee, Byung-Geun
Tsang, Robin M.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (03) : 883 - 890
[10] A 10-bit High Speed Pipelined ADC
Murshed, Alfakhri M.
Krishna, K. Lokesh
Saif, M. Abdullah
Anuradha, K.
PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON INVENTIVE SYSTEMS AND CONTROL (ICISC 2018), 2018, : 1253 - 1258

← 1 2 3 4 5 →