A diagnosability metric for parametric path delay faults

被引:19
|
作者
Sivaraman, M [1 ]
Strojwas, AJ [1 ]
机构
[1] CARNEGIE MELLON UNIV,PITTSBURGH,PA 15213
关键词
D O I
10.1109/VTEST.1996.510874
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:316 / 322
页数:7
相关论文
共 50 条
  • [1] A Metric for Identifying Detectable Path Delay Faults
    Pomeranz, Irith
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2012, 31 (11) : 1734 - 1742
  • [2] A statistical fault coverage metric for realistic path delay faults
    Qiu, WQ
    Lu, X
    Wang, J
    Li, Z
    Walker, DMH
    Shi, WP
    22ND IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2004, : 37 - 42
  • [3] Guaranteed Diagnosability of Parametric Faults in Nonlinear Systems
    Hast, Daniel
    Streif, Stefan
    Findeisen, Rolf
    2013 IEEE 52ND ANNUAL CONFERENCE ON DECISION AND CONTROL (CDC), 2013, : 5662 - 5667
  • [4] Delay fault coverage: A realistic metric and an estimation technique for distributed path delay faults
    Sivaraman, M
    Strojwas, AJ
    1996 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 494 - 501
  • [5] Diagnosis of path delay faults
    Sivaraman, M
    Strojwas, AJ
    38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 769 - 772
  • [6] Path Selection for Transition Path Delay Faults
    Pomeranz, Irith
    Reddy, Sudhakar M.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (03) : 401 - 409
  • [7] Substituting Transition Faults with Path Delay Faults as a Basic Delay Fault Model
    Pomeranz, Irith
    2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
  • [8] Line coverage of path delay faults
    Majhi, AK
    Agrawal, VD
    Jacob, J
    Patnaik, LM
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (05) : 610 - 614
  • [9] A probabilistic model for path delay faults
    Wu, CW
    Su, CY
    SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 70 - 75
  • [10] ATPG for path delay faults without path enumeration
    Michael, M
    Tragoudas, S
    INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2001, : 384 - 389