A Top-Down Design Methodology Using Virtual Platforms for Concept Development

被引：0
|
作者：
Shah, Mohit [1 ]
Mears, Brian [2 ]
Chakrabarti, Chaitali [1 ]
Spanias, Andreas [1 ]
机构：
[1] Arizona State Univ, Sch ECEE, SenSIP Ctr, Tempe, AZ 85287 USA
[2] Intel Corp, Chandler, AZ USA
来源：
2012 13TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED) | 2012年
关键词：
QEMU; SystemC; TLM2.0; Android; Virtual Platforms;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Virtual platforms are widely used for system-level modeling, design and simulation. In this paper, we propose a virtual platform-based, top-down, system-level design methodology for developing and testing hardware/software right from the concept level and even before the architecture is finalized. The methodology is based on using tools such as QEMU, SystemC and TLM2.0 that starts with a functional, high-level description of the system and gradually refines the intricate architectural details. We present our results by testing a novel concept aimed at performing audio blogging. The system under consideration involves the design of a low-power wearable audio recorder, an Android application for user interface and a server for audio analysis. A virtual system consisting of three instances of QEMU and other tools was created to demonstrate the concept and to test this approach. Finally, we describe a suite of tools useful for quickly validating concepts and creating virtual platforms for early hardware/software codesign.
引用
收藏
页码：444 / 450
页数：7
相关论文
共 50 条
  • [31] Symbolic Top-down Design Methodology of a Quadrature Bandpass Delta Sigma Modulator
    Hanay, Oner
    Negra, Renato
    2019 16TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD 2019), 2019, : 253 - 256
  • [32] Top-Down Design of Collaborating Processes
    Koepke, Julius
    Eder, Johann
    Kuenstner, Markus
    16TH INTERNATIONAL CONFERENCE ON INFORMATION INTEGRATION AND WEB-BASED APPLICATIONS & SERVICES (IIWAS 2014), 2014, : 336 - 345
  • [33] On modeling top-down VLSI design
    Schuermann, Bernd
    Altmeyer, Joachim
    Schuetze, Martin
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994, : 508 - 515
  • [34] A Top-down, Mixed-level Design Methodology for CT BP ΔΣ Modulator Using Verilog-A
    Chu, Hung-Yuan
    Yang, Chun-Hung
    Leng, Chi-Wai
    Tsai, Chien-Hung
    2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1390 - 1393
  • [35] THE GRAPHICS APPROACH FOR TOP-DOWN DESIGN
    DACOSTA, RM
    COMPUTER DESIGN, 1992, 31 (01): : 67 - 67
  • [36] GETREU,IAN ON - TOP-DOWN DESIGN
    GETREU, I
    COMPUTER DESIGN, 1993, 32 (04): : 23 - 25
  • [37] ABSTRACTION HIERARCHIES IN TOP-DOWN DESIGN
    MACEWEN, GH
    MARTIN, TP
    JOURNAL OF SYSTEMS AND SOFTWARE, 1981, 2 (03) : 213 - 224
  • [38] A top-down design flow for MOEMS
    Lorenz, G
    Morris, A
    Lakkis, I
    DESIGN,TEST INTEGRATION, AND PACKAGING OF MEMS/MOEMS 2001, 2001, 4408 : 126 - 137
  • [39] SIMPLE EXPERIMENT IN TOP-DOWN DESIGN
    COMER, D
    HALSTEAD, MH
    IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 1979, 5 (02) : 105 - 109
  • [40] TOP-DOWN APPROACH SPEEDS DESIGN
    KATZ, IT
    WONG, N
    COMPUTER DESIGN, 1990, 29 (12): : 18 - &
12345