A Top-Down Design Methodology Using Virtual Platforms for Concept Development

被引:0
|
作者
Shah, Mohit [1 ]
Mears, Brian [2 ]
Chakrabarti, Chaitali [1 ]
Spanias, Andreas [1 ]
机构
[1] Arizona State Univ, Sch ECEE, SenSIP Ctr, Tempe, AZ 85287 USA
[2] Intel Corp, Chandler, AZ USA
关键词
QEMU; SystemC; TLM2.0; Android; Virtual Platforms;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Virtual platforms are widely used for system-level modeling, design and simulation. In this paper, we propose a virtual platform-based, top-down, system-level design methodology for developing and testing hardware/software right from the concept level and even before the architecture is finalized. The methodology is based on using tools such as QEMU, SystemC and TLM2.0 that starts with a functional, high-level description of the system and gradually refines the intricate architectural details. We present our results by testing a novel concept aimed at performing audio blogging. The system under consideration involves the design of a low-power wearable audio recorder, an Android application for user interface and a server for audio analysis. A virtual system consisting of three instances of QEMU and other tools was created to demonstrate the concept and to test this approach. Finally, we describe a suite of tools useful for quickly validating concepts and creating virtual platforms for early hardware/software codesign.
引用
收藏
页码:444 / 450
页数:7
相关论文
共 50 条
  • [21] TOWARDS A TOP-DOWN DESIGN METHODOLOGY FOR 4D PRINTING
    Sossou, Germain
    Demoly, Frederic
    Montavon, Ghislain
    Gomes, Samuel
    DS87-5 PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON ENGINEERING DESIGN (ICED 17), VOL 5: DESIGN FOR X, DESIGN TO X, 2017, : 395 - 404
  • [22] Top-down design methodology of mixed signal with analog-HDL
    Wada, A
    Tani, K
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1997, E80A (03) : 441 - 446
  • [23] A Top-Down Constraint-Driven Methodology for Smart System Design
    Crepaldi, Marco
    Grosso, Michelangelo
    Sassone, Alessandro
    Gallinaro, Stefano
    Rinaudo, Salvatore
    Poncino, Massimo
    Macii, Enrico
    Demarchi, Danilo
    IEEE CIRCUITS AND SYSTEMS MAGAZINE, 2014, 14 (01) : 37 - 57
  • [24] RETARGETING IN A MIXED TOP-DOWN/BOTTOM-UP DESIGN METHODOLOGY
    MATTISON, R
    COMPUTER DESIGN, 1991, 30 (15): : 81 - &
  • [25] NOISE-ANALYSIS TOOL SUPPORTS TOP-DOWN DESIGN METHODOLOGY
    DONLIN, M
    COMPUTER DESIGN, 1994, 33 (01): : 115 - 115
  • [26] TOP-DOWN METHODOLOGY BASED LOW-DROPOUT REGULATOR DESIGN USING VERILOG-A
    Pao, Chia-Cheng
    Chen, Yan-Chih
    Tsai, Chien-Hung
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [27] Top-down assembly design using assembly features
    石万凯
    Journal of Chongqing University, 2002, (02) : 5 - 11
  • [28] A Top-Down Optimization Methodology for SC Filter Circuit Design Using Varying Goal Specifications
    Serra, Hugo
    Santos-Tavares, Rui
    Paulino, Nuno
    TECHNOLOGICAL INNOVATION FOR COLLECTIVE AWARENESS SYSTEMS, 2014, 423 : 535 - 542
  • [29] Teaching top-down design using VHDL and CPLD
    Chang, M
    FRONTIERS IN EDUCATION FIE'96 - 26TH ANNUAL CONFERENCE, PROCEEDINGS, VOLS 1-3: TECHNOLOGY-BASED RE-ENGINEERING ENGINEERING EDUCATION, 1996, : 514 - 517
  • [30] Cell-based top-down design methodology for RSFQ digital circuits
    Yoshikawa, N
    Koshiyama, J
    Motoori, K
    Matsuzaki, F
    Yoda, K
    PHYSICA C-SUPERCONDUCTIVITY AND ITS APPLICATIONS, 2001, 357 (SUPPL. 1): : 1529 - 1539