A Novel MTJ-Based Non-Volatile Ternary Content-Addressable Memory for High-Speed, Low-Power, and High-Reliable Search Operation

被引:41
|
作者
Wang, Chengzhi [1 ,2 ,3 ]
Zhang, Deming [1 ,2 ,3 ]
Zeng, Lang [1 ,2 ,3 ]
Deng, Erya [1 ,2 ,3 ]
Chen, Jie [1 ,2 ,3 ]
Zhao, Weisheng [1 ,2 ,3 ]
机构
[1] Beihang Univ, Hefei Innovat Res Inst, Hefei 230013, Anhui, Peoples R China
[2] Beihang Univ, Sch Microelect, Beijing 100191, Peoples R China
[3] Beihang Univ, BDBC, Sch Elect & Informat Engn, Fert Beijing Inst, Beijing 100191, Peoples R China
基金
中国博士后科学基金; 美国国家科学基金会;
关键词
MTJ; NV-TCAM; search reliability; ultra-low power; search delay; 144-bit word circuit; CIRCUITS; CELL; TCAM;
D O I
10.1109/TCSI.2018.2885343
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Recently, several magnetic tunnel junction (MTJ)-based non-volatile ternary content-addressable memory (NV-TCAM) cells have been proposed to realize zero standby power. However, they still suffer from low reliability and high power consumption during search operations. To address these issues, we propose a novel MTJ-based NV-TCAM cell, which is composed of 15 transistors and 4 MTJs (15T-4MTJ). By utilizing the differential MTJs with complementary states and positive feedback of cross-coupled inverters for sensing, the proposed 15T-4MTJ NV-TCAM cell can significantly improve the search reliability. Moreover, owing to that there is no static current during search operations, only dynamic charging and discharging current, it can achieve ultra-low power consumption. In addition, by using only one transistor as the critical path between the match-line and GND, its switch delay can be shortened, thereby realizing high-speed search operations. Hybrid CMOS/MTJ simulation results of the 144-bit word circuit show that the proposed 15T-4MTJ NV-TCAM cell can obtain a smaller search error rate of 2.7%, a higher search speed of 0.17 ns, and a lower search energy of 0.17 fJ/bit/search in comparison with other MTJ-based NV-TCAM cells. On the other hand, its write energy of 1.589 pJ/bit is about 3.64x smaller than that of the previously proposed 10T-4MTJ NV-TCAM cell.
引用
收藏
页码:1454 / 1464
页数:11
相关论文
共 50 条
  • [41] Memristor-Based Low-Power High-Speed Nonvolatile Hybrid Memory Array Design
    Asif Faruque, Khandoker
    Biswas, Baishakhi Rani
    Rashid, A. B. M. Harun-ur
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2017, 36 (09) : 3585 - 3597
  • [42] Memristor-Based Low-Power High-Speed Nonvolatile Hybrid Memory Array Design
    Khandoker Asif Faruque
    Baishakhi Rani Biswas
    A. B. M. Harun-ur Rashid
    Circuits, Systems, and Signal Processing, 2017, 36 : 3585 - 3597
  • [43] High-Performance Low-Power Magnetic Tunnel Junction Based Non-Volatile Flip-Flop
    Na, Taehui
    Ryu, Kyungho
    Kim, Jisu
    Jung, Seong-Ook
    Kim, Jung Pill
    Kang, Seung H.
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1953 - 1956
  • [44] High Speed Network Intrusion Detection System (NIDS) Using Low Power Precomputation Based Content Addressable Memory
    Mythili, R.
    Kalpana, P.
    CMC-COMPUTERS MATERIALS & CONTINUA, 2020, 62 (03): : 1097 - 1107
  • [45] The Write Deduplication Mechanism Based on A Novel Low-Power Data Latched Sense Amplifier for A Magnetic Tunnel Junction Based Non-Volatile Memory
    Huang, Baofa
    Yin, Ningyuan
    Yu, Zhiyi
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 383 - 386
  • [46] Design of a 270ps-access 7-transistor/2-magnetic-tunnel-junction cell circuit for a high-speed-search nonvolatile ternary content-addressable memory
    Matsunaga, Shoun
    Katsumata, Akira
    Natsui, Masanori
    Endoh, Tetsuo
    Ohno, Hideo
    Hanyu, Takahiro
    JOURNAL OF APPLIED PHYSICS, 2012, 111 (07)
  • [47] A Novel Cross-point MRAM with Diode Selector Capable of High-Density, High-Speed, and Low-Power In-Memory Computation
    Ding, Chaoxin
    Kang, Wang
    Zhang, He
    Zhang, Youguang
    Zhao, Weisheng
    NANOARCH'18: PROCEEDINGS OF THE 14TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES, 2018, : 72 - 78
  • [48] A novel low-power high-speed programmable dual modulus divider for PLL-based frequency synthesizer
    Sulaiman, MS
    Khan, N
    2002 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2002, : 77 - 81
  • [49] RETRACTED: High-Speed, Low-Power, and Highly Reliable Frequency Multiplier for DLL-Based Clock Generator (Retracted Article)
    Ryu, Kyungho
    Jung, Jiwan
    Jung, Dong-Hoon
    Kim, Jin Hyuk
    Jung, Seong-Ook
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (04) : 1484 - 1492
  • [50] A novel high-speed low-power sense-amplifier-based flip-flop for digital circuits application
    Yuan, Ang
    Zhao, Huidong
    Li, Zhi
    Qiao, Shushan
    IEICE ELECTRONICS EXPRESS, 2023, 20 (23):