Embedded two-rail checkers with on-line testing ability

被引:13
|
作者
Metra, C [1 ]
Favalli, M [1 ]
Ricco, B [1 ]
机构
[1] UNIV BOLOGNA,DEIS,I-40136 BOLOGNA,ITALY
关键词
D O I
10.1109/VTEST.1996.510849
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
下载
收藏
页码:145 / 150
页数:6
相关论文
共 50 条
  • [1] Self-testing embedded two-rail checkers
    Nikolos, Dimitris
    Journal of Electronic Testing: Theory and Applications (JETTA), 1998, 12 (1-2): : 69 - 79
  • [2] Self-Testing Embedded Two-Rail Checkers
    Dimitris Nikolos
    Journal of Electronic Testing, 1998, 12 : 69 - 79
  • [3] Self-testing embedded two-rail checkers
    Nikolos, D
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1998, 12 (1-2): : 69 - 79
  • [4] Design method of a class of embedded combinational self-testing checkers for two-rail codes
    Piestrak, SJ
    IEEE TRANSACTIONS ON COMPUTERS, 2002, 51 (02) : 229 - 234
  • [5] Embedded parity and two-rail TSC checkers with error-memorizing capability
    Tarnick, S
    VLSI DESIGN, 1998, 5 (04) : 347 - 356
  • [6] An efficient test generation for multiple fault coverage of two-rail checkers
    Pang, JCW
    Wong, MWT
    Lee, YS
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1997, 83 (06) : 837 - 848
  • [7] Low cost and high speed embedded two-rail code checker
    Omaña, M
    Rossi, D
    Metra, C
    IEEE TRANSACTIONS ON COMPUTERS, 2005, 54 (02) : 153 - 164
  • [8] Test Sets for Robust Path Delay Fault Testing on Two-Rail Logic Circuits
    Namba, Kazuteru
    Ito, Hideo
    IEEE TRANSACTIONS ON COMPUTERS, 2011, 60 (10) : 1459 - 1470
  • [9] An Effective Methodology for On-line Testing of Embedded Microprocessors
    Bernardi, P.
    Ciganda, L.
    Sanchez, E.
    Reorda, M. Sonza
    2011 IEEE 17TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2011,
  • [10] Delay Fault Testability on Two-Rail Logic Circuits
    Namba, Kazuteru
    Ito, Hideo
    23RD IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2008, : 482 - 490