Challenges in 3D Integration Due to Differences in Silicon and System Design Environments

被引：0
|
作者：
Yip, Tsunwai Gary [1 ]
Lau, Benedict [1 ]
Seeker, David [1 ]
Louis-Chandran, Joe [1 ]
Ji, Mandy [1 ]
机构：
[1] Rambus Inc, Sunnyvale, CA 94089 USA
来源：
2011 12TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY AND HIGH DENSITY PACKAGING (ICEPT-HDP) | 2011年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Interests in advancing 3D design and integration have stimulated this study of connecting two different silicon dies using an organic interposer. This paper reports some of the challenges encountered by the system and silicon designers during the process of 3D integration. The discussion focuses on ways to improve the efficiency of the design flow, integration and verification of a 3D configuration. By considering the strength and weakness of the silicon and system design environments, the two were used in a complementary manner to achieve the 3D integrated design.
引用
收藏
页码：23 / 26
页数：4
相关论文
共 50 条
  • [31] 3D system integration technologies
    Beyne, Eric
    Switmen, Bart
    2007 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2007, : 180 - +
  • [32] 3D system integration technologies
    Ramm, P
    Klumpp, A
    Merkel, R
    Weber, J
    Wieland, R
    Ostmann, A
    Wolf, E
    MATERIALS, TECHNOLOGY AND RELIABILITY FOR ADVANCED INTERCONNECTS AND LOW-K DIELECTRICS-2003, 2003, 766 : 3 - 14
  • [33] 3D system integration technologies
    Beyne, Eric
    2006 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 19 - 27
  • [34] Key challenges and opportunities for 3D sequential integration
    Vandooren, A.
    Witters, L.
    Franco, J.
    Mallik, A.
    Parvais, B.
    Wu, Z.
    Li, W.
    Rosseel, E.
    Hikkavyy, A.
    Peng, L.
    Rassoul, N.
    Jamieson, G.
    Inoue, F.
    Verbinnen, G.
    Devriendt, K.
    Teugels, L.
    Heylen, N.
    Vecchio, E.
    Zheng, T.
    Waldron, N.
    Boemmels, J.
    De Heyn, V.
    Mocuta, D.
    Ryckaert, J.
    Collaert, N.
    2018 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2018,
  • [35] 3D IC Process integration challenges and solutions
    Powell, Kevin
    Burgess, Stephen
    Wilby, Tony
    Hyndman, Rhonda
    Callahan, John
    PROCEEDINGS OF THE IEEE 2008 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2008, : 40 - +
  • [36] Challenges in the Reliability of 3D Integration using TSVs
    Stiebing, M.
    Vogel, D.
    Steller, W.
    Wolf, M. J.
    Wunderle, B.
    2015 16TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2015,
  • [37] Challenges in 3D Memory Manufacturing and Process Integration
    Chandrasekaran, Naga
    2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2013,
  • [38] Security Advantages and Challenges of 3D Heterogeneous Integration
    Liu, Yuntao
    Xing, Daniel
    Mcdaniel, Isaac
    Ozbay, Olsan
    Akib, Abir
    Sukanya, Mumtahina Islam
    Rekhi, Sanjay
    Srivastava, Ankur
    COMPUTER, 2024, 57 (03) : 107 - 112
  • [39] New 3D Integration Technology and 3D System LSIs
    Koyanagi, Mitsumasa
    2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2009, : 64 - 67
  • [40] Emerging monolithic 3D integration: Opportunities and challenges from the computer system perspective
    Cheng, Yuanqing
    Guo, Xiaochen
    Pavlidis, Vasilis F.
    INTEGRATION-THE VLSI JOURNAL, 2022, 85 : 97 - 107
12345