A 10 GHz Low-Power Multi-Modulus Frequency Divider using Extended True Single-Phase Clock (E-TSPC) Logic

被引：0

作者：

Jung, M. ^{[1
]}

Fuhrmann, J. ^{[1
]}

Ferizi, A. ^{[1
]}

Fischer, G. ^{[1
]}

Weigel, R. ^{[1
]}

Ussmueller, T. ^{[1
]}

机构：

[1] Univ Erlangen Nurnberg, Inst Elect Engn, D-91058 Erlangen, Germany

来源：

2012 7TH EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC) | 2012年

关键词：

DESIGN;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a multi-modulus frequency divider (MMD) based on the Extended True Single-Phase Clock (E-TSPC) Logic. The MMD consists of four cascaded divide-by-2/3 E-TSPC cells. The basic functionality of the MMD and the E-TSPC 2/3 divider are explained. The whole design was implemented in an [0.13] m CMOS process from IBM. Simulation and measurement results of the MMD are shown. Measurement results indicates a maximum operating frequency of [10] GHz and a power consumption of [4] mW for each stage. These results are compared to other state of the art dual modulus E-TSPC dividers, showing the good position of this design relating to operating frequency and power consumption.

引用

页码：508 / 511

页数：4

共 27 条

[21] Low-power, high-speed dual modulus prescalers based on branch-merged true single-phase clocked scheme
Jia, Song
Yan, Shilin
Wang, Yuan
Zhang, Ganggang
ELECTRONICS LETTERS, 2015, 51 (06) : 464 - 465
[22] Design of Low-Power High-Speed Divide-by-2/3 Prescalers with Improved True Single-Phase Clock Scheme
Jia, Song
Yan, Shilin
Wang, Yuan
Zhang, Ganggang
2014 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), 2014, : 241 - 243
[23] High Speed Low-Power True Single-Phase Clock Divide-by-16/17 Dual-Modulus Prescaler Using 130nm CMOS Process With a VDD of 1.2V
Hemapradhap, N.
Ajayan, J.
PROCEEDINGS OF IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT 2016), 2016,
[24] Low-Power 19-Transistor True Single-Phase Clocking Flip-Flop Design Based on Logic Structure Reduction Schemes
Lin, Jin-Fa
Sheu, Ming-Hwa
Hwang, Yin-Tsung
Wong, Chen-Syuan
Tsai, Ming-Yan
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (11) : 3033 - 3044
[25] DESIGN OF A LOW-POWER HIGH-SPEED TRUE SINGLE-PHASE CLOCK D FLIP-FLOP FOR VERNIER TIME-TO-DIGITAL CONVERTERS
Lakshmi, P. Vijaya (posanivijaya@gmail.com), 2025, 84 (01): : 61 - 69
[26] Chip Design of a 24 GHz Band Low-Power Phase-Locked Loop Using an Injection Frequency Divider Circuit and Integrated system for Biomedical Application
Huang, Jhin-Fang
Lai, Wen-Cheng
Hsu, Chien-Ming
2014 INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE, ELECTRONICS AND ELECTRICAL ENGINEERING (ISEEE), VOLS 1-3, 2014, : 2075 - 2079
[27] An Ultra-low-power True Single-phase Clocking Flip-flop with Improved Hold time Variation using Logic Structure Reduction Scheme
Tsai, Ming-Yan
Kuo, Po-Yu
Lin, Jin-Fa
Sheu, Ming-Hwa
2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,

← 1 2 3 →