A 20μW Dual-Channel Analog Front-End in 65nm CMOS for Portable ECG Monitoring System

被引：0
|
作者：
Li, Shuo [1 ]
Qi, Nan [1 ]
Behravan, Vahid [2 ]
Hong, Zhiliang [1 ]
Chiang, Patrick Y. [1 ,2 ]
机构：
[1] Fudan Univ, State Key Lab ASIC & Syst, Shanghai 201203, Peoples R China
[2] Oregon State Univ, Sch EECS, Corvallis, OR 97331 USA
来源：
PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON) | 2015年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a dual-channel analog front-end (AFE) for portable ECG monitoring system. The AFE consists of an instrumentation amplifier, a DC servo loop (DSL), a fixed gain amplifier (FGA), a programmable gain amplifier (PGA) and an ADC buffer. To achieve high input impedance, a DC-coupled current feedback instrumentation amplifier (CFIA) is adopted. Fabricated in 65nm CMOS process, the AEF occupies 0.16mm(2) area and consumes 20 mu W. Measurement results show that the AFE achieves 2.5GO input impedance, 73dB CMRR at 50Hz and 40/53.7dB tunable gain.
引用
收藏
页数：4
相关论文
共 50 条
  • [41] A 65nm CMOS Wideband TDD Front-End with Integrated T/R Switching via PA Re-Use
    Xiao, Xiao
    Pratt, Amanda
    Niknejad, Ali
    Alon, Elad
    Nikolic, Borivoje
    ESSCIRC CONFERENCE 2016, 2016, : 181 - 184
  • [42] A 40-GHz Phase-Locked Loop Front-End for 60-GHz Transceivers in 65nm CMOS
    Cheema, Hammad M.
    Mahmoudi, Reza
    van Roermund, Arthur
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 963 - 966
  • [43] A 80-92-GHz Receiver Front-End using Slow-Wave Transmission Lines in 65nm CMOS
    Wang, Chun-Cheng
    Chen, Zhiming
    Jain, Vipul
    Heydari, Payam
    2010 IEEE COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT SYMPOSIUM (CSICS), 2010,
  • [44] MPPT-Controlled Adaptive Reconfigurable 5.8GHz RF Energy Harvesting Front-End in 65nm CMOS
    Lopez, Aristotle D.
    Alarcon, Louis P.
    PROCEEDINGS OF 2024 IEEE WIRELESS POWER TECHNOLOGY CONFERENCE AND EXPO, WPTCE, 2024, : 266 - 270
  • [45] A High-Voltage Compliant, Electrode-Invariant Neural Stimulator Front-End in 65nm Bulk-CMOS
    Pepin, Eric
    Uehlin, John
    Micheletti, Daniel
    Perlmutter, Steve I.
    Rudell, Jacques C.
    ESSCIRC CONFERENCE 2016, 2016, : 229 - 232
  • [46] A 1 GHz CMOS analog front-end for a generalized PRML read channel
    Sun, D
    Xotta, A
    Abidi, AA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (11) : 2275 - 2285
  • [47] Performance and yield optimization of mm-wave PLL front-end in 65nm SOICMOS
    Lim, Daihyun
    Kim, Jonghae
    Plouchart, Jean-Olivier
    Kim, Daeik
    Cho, Choongyeun
    Boning, Duane S.
    2007 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2007, : 525 - +
  • [48] A CMOS EEG detection system with a configurable analog front-end architecture
    Alhammadi, Aisha A.
    Nazzal, Tasnim B.
    Mahmoud, Soliman A.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2016, 89 (01) : 151 - 176
  • [49] A CMOS EEG detection system with a configurable analog front-end architecture
    Aisha A. Alhammadi
    Tasnim B. Nazzal
    Soliman A. Mahmoud
    Analog Integrated Circuits and Signal Processing, 2016, 89 : 151 - 176
  • [50] Tunable wideband SAW-less receiver front-end in 65 nm CMOS
    Imad ud Din
    Johan Wernehag
    Stefan Andersson
    Henrik Sjöland
    Sven Mattisson
    Analog Integrated Circuits and Signal Processing, 2013, 77 : 3 - 16
12345