A 20μW Dual-Channel Analog Front-End in 65nm CMOS for Portable ECG Monitoring System

被引：0
|
作者：
Li, Shuo [1 ]
Qi, Nan [1 ]
Behravan, Vahid [2 ]
Hong, Zhiliang [1 ]
Chiang, Patrick Y. [1 ,2 ]
机构：
[1] Fudan Univ, State Key Lab ASIC & Syst, Shanghai 201203, Peoples R China
[2] Oregon State Univ, Sch EECS, Corvallis, OR 97331 USA
来源：
PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON) | 2015年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a dual-channel analog front-end (AFE) for portable ECG monitoring system. The AFE consists of an instrumentation amplifier, a DC servo loop (DSL), a fixed gain amplifier (FGA), a programmable gain amplifier (PGA) and an ADC buffer. To achieve high input impedance, a DC-coupled current feedback instrumentation amplifier (CFIA) is adopted. Fabricated in 65nm CMOS process, the AEF occupies 0.16mm(2) area and consumes 20 mu W. Measurement results show that the AFE achieves 2.5GO input impedance, 73dB CMRR at 50Hz and 40/53.7dB tunable gain.
引用
收藏
页数：4
相关论文
共 50 条
  • [1] A VGA Linearity Improvement Technique for ECG Analog Front-End in 65nm CMOS
    Nagulapalli, Rajasekhar
    Hayatleh, Khaled
    Barker, Steve
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (07)
  • [2] A CMOS analog front-end IC for portable EEG/ECG monitoring applications
    Ng, KA
    Chan, PK
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (11) : 2335 - 2347
  • [3] ECG Analog Front-End in 180 nm CMOS Technology
    Udupa, Sharanya S.
    Sushma, P. S.
    Chaithra
    2017 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING, INSTRUMENTATION AND CONTROL TECHNOLOGIES (ICICICT), 2017, : 327 - 330
  • [4] A 65nm CMOS Current-Mode Receiver Front-End
    Rodriguez, S.
    Rusu, A.
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 530 - 533
  • [5] A 39 GHz T/R Front-End Module in 65nm CMOS
    Zhang, Xuexue
    Qiao, Kun
    Chen, Qin
    Liang, Yue
    Li, Lianming
    Feng, Jun
    2021 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2021,
  • [6] A 65nm CMOS Dual-Band RF Receiver Front-End for DVB-H
    Shih, Yi-Shing
    Kuo, Ming-Ching
    2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), 2010, : 83 - 86
  • [7] A 40 Gbps Optical Receiver Analog Front-End in 65 nm CMOS
    Chou, Shun-Tien
    Huang, Shih-Hao
    Hong, Zheng-Hao
    Chen, Wei-Zen
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 1736 - 1739
  • [8] High Performance Circuit Techniques for Nueral Front-End design in 65nm CMOS
    Nagulapalli, R.
    Hayatleh, K.
    Barker, S.
    Zourob, S.
    Yassine, N.
    Reddy, B. Naresh Kumar
    2018 9TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT), 2018,
  • [9] 65 nm CMOS analog front-end for pixel detectors at the HL-LHC
    Gaioni, L.
    De Canio, F.
    Manghisoni, M.
    Ratti, L.
    Re, V.
    Traversi, G.
    JOURNAL OF INSTRUMENTATION, 2016, 11
  • [10] A sub-μW Bio-potential Front End in 65nm CMOS
    Kifle, Yonatan
    Saleh, Hani
    Mohammad, Baker
    Ismail, Mohammed
    2017 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2017, : 60 - 63
12345