共 50 条
- [32] An edge-based dual adaptive decision feedback equalizer for Gbps serial links Analog Integrated Circuits and Signal Processing, 2017, 90 : 399 - 409
- [36] Data and edge decision feedback equalizer with >1.0-UI timing margin for both data and edge samples IEICE ELECTRONICS EXPRESS, 2014, 11 (10):
- [37] ADAPTIVE DECISION FEEDBACK EQUALIZER IEEE TRANSACTIONS ON COMMUNICATION TECHNOLOGY, 1971, CO19 (03): : 281 - &
- [39] Design of a novel delayed LMS decision feedback equaliser for HIPERLAN/1 FPGA implementation 1999 IEEE 49TH VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-3: MOVING INTO A NEW MILLENIUM, 1999, : 300 - 304
- [40] Energy-efficient input buffer design using data-transition oriented model 2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 220 - 223