Optimal combined word-length allocation and architectural synthesis of digital signal processing circuits

被引：18

作者：

Caffarena, Gabriel ^{[1
]}

Constantinides, George A.

Cheung, Peter Y. K.

Carreras, Carlos

Nieto-Taladriz, Octavio

机构：

[1] Univ Politecn Madrid, Dept Ingn Elect, E-28040 Madrid, Spain

[2] Univ London Imperial Coll Sci Technol & Med, Dept Elect & Elect Engn, London SW7 2BT, England

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2006年 / 53卷 / 05期

基金：

英国工程与自然科学研究理事会;

关键词：

architectural synthesis; digital signal processing; fixed-point arithmetic; word-length allocation;

D O I：

10.1109/TCSII.2005.862175

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this brief, we address the combined application of word-length allocation and architectural synthesis of linear time-invariant digital signal processing systems. These two design tasks are traditionally performed sequentially, thus lessening the overall design complexity, but ignoring forward and backward dependencies that may lead to cost reductions. Mixed integer linear programming is used to formulate the combined problem and results are compared to the two-step traditional approach.

引用

页码：339 / 343

页数：5

共 50 条

[41] Architectural synthesis of digital signal processing applications dedicated to submicron technologies
Casseau, E
Jego, C
Martin, E
[J]. ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 533 - 536
[42] Circuits of digital signal processing in NQR
Grechishkin, VS
[J]. DETECTION OF BULK EXPLOSIVES: ADVANCED TECHNIQUES AGAINST TERRORISM, 2004, 138 : 137 - 147
[43] STABILITY ANALYSIS OF DIGITAL-FILTERS UNDER FINITE WORD-LENGTH EFFECTS
CHEN, BS
KUO, CT
[J]. IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1989, 136 (04): : 167 - 172
[44] Optimal combined signal processing
Grigor'ev, VA
[J]. JOURNAL OF COMMUNICATIONS TECHNOLOGY AND ELECTRONICS, 1999, 44 (02) : 187 - 196
[45] Finite word-length effects in implementation of distributions for time-frequency signal analysis
Ivanovic, V
Stankovic, L
Petranovic, D
[J]. IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1998, 46 (07) : 2035 - 2040
[46] WORD-LENGTH AND MEMORY REQUIREMENTS OF THE INTEGER PARTS OF SOME DIGITAL-CONTROL PARAMETERS
FAM, AT
[J]. IEEE TRANSACTIONS ON AUTOMATIC CONTROL, 1982, 27 (02) : 496 - 498
[47] Verifying Equivalence of Digital Signal Processing Circuits
Parhi, Keshab K.
[J]. 2012 CONFERENCE RECORD OF THE FORTY SIXTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS (ASILOMAR), 2012, : 99 - 103
[48] DIGITAL LATTICE FILTERS WITH FAVORABLE STOPBAND-BEHAVIOR TO TRANSACTION OF WORD-LENGTH OF COEFFICIENTS
SEDLMEYER, A
[J]. NACHRICHTENTECHNISCHE ZEITSCHRIFT, 1976, 29 (12): : 902 - 904
[49] REALIZATION PROBLEMS FOR DIGITAL-FILTERS - WORD-LENGTH LIMITATION EFFECTS AND FILTER STRUCTURES
FETTWEIS, A
[J]. NTZ ARCHIV, 1980, 2 (12): : 229 - 233
[50] FINITE WORD-LENGTH EFFECTS ON MOMENT OF IMPULSE-RESPONSE OF DIGITAL-FILTER
KHARE, A
YOSHIKAWA, T
[J]. ELECTRONICS LETTERS, 1992, 28 (03) : 306 - 307

← 1 2 3 4 5 →