Line Edge Roughness transfer during plasma etching: Modeling approaches and comparison with experimental results

被引:5
|
作者
Constantoudis, Vassilios [1 ]
Kokkoris, George [1 ]
Xydi, Panayiota [1 ]
Gogolides, Evangelos [1 ]
Pargon, Erwine [2 ]
Martin, Mickael [2 ]
机构
[1] NCSR Demokritos, Inst Microelect, Aghia Paraskevi 15310, Greece
[2] CNRS, Lab Technol Microelect, Paris, France
关键词
WIDTH ROUGHNESS; CD-AFM; IMPACT; SIMULATION; LER; PERFORMANCE; METROLOGY; LENGTH; LWR;
D O I
10.1117/12.823608
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In this paper, both modeling and experimental results for the effects of plasma etching on photoresist Line Edge and Width Roughness (LER/LWR) and their transfer to underlayer films are presented and compared. In particular, we investigate the roughness formation on both photoresist and underlayer sidewalls during a) isotropic trimming of photoresist, b) anisotropic plasma etching and LER transfer to substrate, and c) photoresist trimming followed by anisotropic plasma etching of the substrate. The trimming process is modeled with an (2D or 3D) isotropic movement of the resist sidewall. In the anisotropic plasma etching process, the resist sidewall is used as a mask to anisotropically transfer the pattern to the underlying film. Experiments include trimming of 193nm photoresist in O-2 plasma with no bias voltage and anisotropic etching of BARC and Si underlayers in CF4 and HBr/Cl-2/O-2 with bias. Both model and experimental results show that resist trimming causes reduction of resist LWR and increase of the correlation length and roughness exponent with trimming time. This means that surface features vs trimming time become lower, wider and with less high frequency fluctuations. In the case of anisotropic etching, model predicts noticeable reduction of LWR whereas, correlation length and roughness exponent remain almost unaffected. The first experimental results seem to confirm these predictions. As regards the resist trimming followed by anisotropic etching, modeling results predict that the intervention of an isotropic trimming process before pattern transfer does not lead to larger LWR reduction.
引用
收藏
页数:12
相关论文
共 50 条
  • [31] Atomic force microscopy study of photoresist sidewall smoothing and line edge roughness transfer during gate patterning
    Fouchier, Marc
    Pargon, Erwine
    JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2013, 12 (04):
  • [32] Comparison of the results of modeling convective heat transfer in turbulent flows with experimental data
    Fomichev A.I.
    Journal of Engineering Physics and Thermophysics, 2010, 83 (5) : 967 - 976
  • [33] Investigations on Line-Edge Roughness (LER) and Line-Width Roughness (LWR) in Nanoscale CMOS Technology: Part II-Experimental Results and Impacts on Device Variability
    Wang, Runsheng
    Jiang, Xiaobo
    Yu, Tao
    Fan, Jiewen
    Chen, Jiang
    Pan, David Z.
    Huang, Ru
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (11) : 3676 - 3682
  • [34] Benefits of plasma treatments on critical dimension control and line width roughness transfer during gate patterning
    Azarnouche, Laurent
    Pargon, Erwine
    Menguelti, Kevin
    Fouchier, Marc
    Joubert, Olivier
    Gouraud, Pascal
    Verove, Christophe
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2013, 31 (01):
  • [35] THE LINE EDGE ROUGHNESS IMPROVEMENT WITH PLASMA COATING FOR 193NM LITHOGRAPHY
    Zheng, Erhu
    Zhang, Haiyang
    Zhang, Yiying
    2017 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC 2017), 2017,
  • [36] Stochastic modeling and simulation of photoresist surface and line-edge roughness evolution
    Patsis, G. P.
    Drygiannakis, D.
    Constantoudis, V.
    Raptis, I.
    Gogolides, E.
    EUROPEAN POLYMER JOURNAL, 2010, 46 (10) : 1988 - 1999
  • [37] Line Edge Roughness Modeling for Continuous Time-space Resist Simulations
    Chen, Hong
    Xie, Li
    Wei, Lijie
    Shu, Zhong
    Qiu, Binglin
    Pei, Zhuoran
    Bai, Geng
    2024 INTERNATIONAL SYMPOSIUM OF ELECTRONICS DESIGN AUTOMATION, ISEDA 2024, 2024, : 579 - 586
  • [38] Resist line edge roughness study for next generation lithography: Experiment and modeling
    Cerrina, F. (cerrina@nanotech.wisc.edu), 2002, The Japan Society of Applied Physics (Institute of Electrical and Electronics Engineers Inc., United States):
  • [39] An Effective Modeling Framework for the Analysis of Interconnects Subject to Line-Edge Roughness
    Manfredi, Paolo
    Vande Ginste, Dries
    De Zutter, Daniel
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2015, 25 (08) : 502 - 504
  • [40] Roughness generation during Si etching in Cl2 pulsed plasma
    Mourey, Odile
    Petit-Etienne, Camille
    Cunge, Gilles
    Darnon, Maxime
    Despiau-Pujo, Emilie
    Brichon, Paulin
    Lattu-Romain, Eddy
    Pons, Michel
    Joubert, Olivier
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A, 2016, 34 (04):