New Electronically Tunable Four-Quadrant Analog Multiplier Employing Single EXCCCII and Its Applications

被引:1
|
作者
Das, Rupam [1 ]
Rai, Shireesh Kumar [2 ]
机构
[1] Asansol Engn Coll, Elect & Commun Engn, Asansol, W Bengal, India
[2] Thapar Inst Engn & Technol, Elect & Commun Engn, Patiala, Punjab, India
关键词
EXCCCII; Multiplier; Squarer; Frequency doubler; Amplitude modulation; CURRENT-CONVEYOR; CELL;
D O I
10.1007/s11277-023-10422-3
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
In this manuscript, a new four-quadrant analog multiplier has been designed using a current-mode analog building block namely an extra-X second-generation current-controlled conveyor, and two MOS transistors. The passive components have not been used in the design of the proposed analog multiplier which leads to a simpler configuration. The proposed multiplier has been simulated using the PSPICE simulation tool with 0.18 mu m Taiwan semiconductor manufacturing company parameters. The obtained simulation results are in close agreement with the theory. The performance of the proposed multiplier is satisfactory for the input voltage range of +/- 0.6 V and a supply voltage of +/- 0.9 V. The power consumption of the proposed multiplier is 0.26 mW. The multiplier is less sensitive to variations in temperature. The - 3 dB bandwidth of the proposed multiplier is 287.44 MHz whereas the output noise is 6.02 nV/root Hz for a 1 k ohm load. The non-ideal analysis of the proposed multiplier has also been done including all parasitic impedances. The performance of the proposed multiplier is found to be satisfactory in the application of amplitude modulation, squarer, and frequency doubler circuits.
引用
收藏
页码:165 / 186
页数:22
相关论文
共 50 条
  • [1] New Electronically Tunable Four-Quadrant Analog Multiplier Employing Single EXCCCII and Its Applications
    Rupam Das
    Shireesh Kumar Rai
    [J]. Wireless Personal Communications, 2023, 131 : 165 - 186
  • [2] A new NMOS four-quadrant analog multiplier
    Boonchu, B
    Surakampontorn, W
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1004 - 1007
  • [3] A CMOS Four-Quadrant Current Multiplier Using Electronically Tunable CCII
    Kumngern, Montree
    Junnapiya, Somyot
    [J]. 2013 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC), 2013, : 366 - 369
  • [4] FGMOS Four-Quadrant Analog Multiplier
    de la Cruz-Alejo, Jesus
    Santiago Medina-Vazquez, A.
    Noe Oliva-Moreno, L.
    [J]. 2012 9TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING, COMPUTING SCIENCE AND AUTOMATIC CONTROL (CCE), 2012,
  • [5] A new wideband BiCMOS four-quadrant analog multiplier
    Hamed, HF
    Farg, FA
    El-Hakeem, MSA
    [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 729 - 732
  • [6] A design of four-quadrant analog multiplier
    Dejhan, K
    Prommee, P
    Tiamvorratat, W
    Mitatha, S
    Chaisayun, I
    [J]. IEEE INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES 2004 (ISCIT 2004), PROCEEDINGS, VOLS 1 AND 2: SMART INFO-MEDIA SYSTEMS, 2004, : 29 - 32
  • [7] A four quadrant analog multiplier employing single CDBA
    Keskin, AÜ
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2004, 40 (01) : 99 - 101
  • [8] A Four Quadrant Analog Multiplier Employing Single CDBA
    Ali Ümit Keskin
    [J]. Analog Integrated Circuits and Signal Processing, 2004, 40 : 99 - 101
  • [9] Analog CMOS four-quadrant multiplier and divider
    Vlassis, S
    Siskos, S
    [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5: SYSTEMS, POWER ELECTRONICS, AND NEURAL NETWORKS, 1999, : 383 - 386
  • [10] High Bandwidth Four-Quadrant Analog Multiplier
    Nikseresht, Sasan
    Azhari, Seyed Javad
    Danesh, Mohammadhadi
    [J]. 2017 25TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2017, : 210 - 215