A low-power 10Gb/s CMOS clock and data recovery circuit with a quarter-rate phase detector

被引：0
|
作者：
Safari, Hamed [1 ]
Baghtash, Hassan Faraji [1 ]
Aghdam, Esmaeil Najafi [1 ]
机构：
[1] Sahand Univ Technol, Fac Elect Engn, Tabriz 5331817634, Iran
来源：
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2024年 / 119卷 / 02期
关键词：
Clock and data recovery; Phase-locked loop; Low-pass filter; Two-bit counter; MULTIPHASE CLOCK;
D O I：
10.1007/s10470-023-02242-z
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A low-power clock and data recovery circuit with a quarter rate operating at 10 GHz is presented. This circuit consists of a phase lock loop and an input data retiming circuit. The phase-locked loop includes an LC oscillator, a quarter-rate detector, a charge pump, and a low-pass filter. The output of the oscillator is applied to a two-bit counter, so the clock frequency is reduced to 2.5 GHz with eight different phases which applied to the phase detector to sample the input data in different phases. Each sampling is done in 12.5 picoseconds. The innovative application of this two-bit counter eliminates the requirement of the multiphase oscillator, thus helps to reduce overall power dissipation. The power consumption of the voltage control oscillator is about 5.83 mW. In addition, reducing the clock frequency improves the performance of the phase detector circuit. The total power dissipation of the proposed CDR is evaluated to be 10.9 mW from a 1.8 V supply.
引用
收藏
页码：269 / 282
页数：14
相关论文
共 50 条
  • [1] A low-power 10Gb/s CMOS clock and data recovery circuit with a quarter-rate phase detector
    Hamed Safari
    Hassan Faraji Baghtash
    Esmaeil Najafi Aghdam
    [J]. Analog Integrated Circuits and Signal Processing, 2024, 119 : 269 - 282
  • [2] A 10Gb/s Inductorless Quarter-Rate Clock and Data Recovery Circuit in 0.13um CMOS
    Hsieh, Chang-Lin
    Chu, Hong-Lin
    Liu, Shen-Iuan
    [J]. 2009 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2009, : 165 - 168
  • [3] A CMOS 10Gb/s clock and data recovery circuit with a novel adjustable KPD phase detector
    Chen, XY
    Green, MM
    [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4, PROCEEDINGS, 2004, : 301 - 304
  • [4] A Dual-Loop Clock and Data Recovery Circuit With Compact Quarter-Rate CMOS Linear Phase Detector
    Tan, Yung Sern
    Yeo, Kiat Seng
    Boon, Chirn Chye
    Do, Manh Anh
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (06) : 1156 - 1167
  • [5] 10 Gb/s linear full-rate CMOS phase detector for clock data recovery circuit
    Yu, XP
    Do, MA
    Wu, R
    Yeo, KS
    Ma, JG
    Yan, GQ
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2005, 45 (02) : 191 - 196
  • [6] 10 Gb/s Linear Full-Rate CMOS Phase Detector for Clock Data Recovery Circuit
    X. P. Yu
    M. A. Do
    R. Wu
    K. S. Yeo
    J. G. Ma
    G. Q. Yan
    [J]. Analog Integrated Circuits and Signal Processing, 2005, 45 : 191 - 196
  • [7] A 10-gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector
    Savoj, J
    Razavi, B
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (05) : 761 - 768
  • [8] A 10-Gb/s CMOS CDR and DEMUX IC with a quarter-rate linear phase detector
    Byun, Sangjin
    Lee, Jyung Chan
    Shim, Jae Hoon
    Kim, Kwangjoon
    Yu, Hyun-Kyu
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (11) : 2566 - 2576
  • [9] 20 Gb/s referenceless quarter-rate PLL-based clock data recovery circuit in 130 nm CMOS technology
    Assaad, M.
    Cumming, D. R. S.
    [J]. MIXDES 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, : 147 - 150
  • [10] A 10-Gb/s CMOS clock and data recovery circuit with a half-rate binary phase/frequency detector
    Savoj, J
    Razavi, B
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (01) : 13 - 21
12345