Securing Heterogeneous 2.5D ICs Against IP Theft through Dynamic Interposer Obfuscation

被引:4
|
作者
Talukdar, Jonti [1 ]
Chaudhuri, Arjun [1 ]
Kim, Jinwoo [2 ]
Lim, Sung Kyu [2 ]
Chakrabarty, Krishnendu [1 ]
机构
[1] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA
[2] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA USA
关键词
D O I
10.23919/DATE56975.2023.10137145
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Recent breakthroughs in heterogeneous integration (HI) technologies using 2.5D and 3D ICs have been key to advances in the semiconductor industry. However, heterogeneous integration has also led to several sources of distrust due to the use of third-party IP, testing, and fabrication facilities in the design and manufacturing process. Recent work on 2.5D IC security has only focused on attacks that can be mounted through rogue chiplets integrated in the design. Thus, existing solutions implement inter-chiplet communication protocols that prevent unauthorized data modification and interruption in a 2.5D system. However, none of the existing solutions offer inherent security against IP theft. We develop a comprehensive threat model for 2.5D systems indicating that such systems remain vulnerable to IP theft. We present a method that prevents IP theft by obfuscating the connectivity of chiplets on the interposer using reconfigurable interconnection networks. We also evaluate the PPA impact and security offered by our proposed scheme.
引用
收藏
页数:2
相关论文
共 44 条
  • [1] Heterogeneous 2.5D integration on through silicon interposer
    Zhang, Xiaowu
    Lin, Jong Kai
    Wickramanayaka, Sunil
    Zhang, Songbai
    Weerasekera, Roshan
    Dutta, Rahul
    Chang, Ka Fai
    Chui, King-Jien
    Li, Hong Yu
    Ho, David Soon Wee
    Ding, Liang
    Katti, Guruprasad
    Bhattacharya, Suryanarayana
    Kwong, Dim-Lee
    APPLIED PHYSICS REVIEWS, 2015, 2 (02):
  • [2] Defect Localization in Through-Si-Interposer Based 2.5D ICs
    Gourikutty, Sajay Bhuvanendran Nair
    Chow, Yew Meng
    Alton, Jesse
    Umralkar, Ratan Bhimrao
    Bai, Haonan
    Chua, Kok Keng
    Bhattacharya, Surya
    2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 1180 - 1185
  • [3] Pre-Bond Testing of the Silicon Interposer in 2.5D ICs
    Wang, Ran
    Li, Zipeng
    Kannan, Sukeshwar
    Chakrabarty, Krishnendu
    PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 978 - 983
  • [4] Flexible Interconnect in 2.5D ICs to Minimize the Interposer's Metal Layers
    Seemuth, Daniel P.
    Davoodi, Azadeh
    Morrow, Katherine
    2017 22ND ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2017, : 372 - 377
  • [5] Efficient Test Length Reduction Techniques for Interposer-Based 2.5D ICs
    Lu, Shyue-Kung
    Li, Huai-Min
    Hashizume, Masaki
    Hong, Jin-Hua
    Tsai, Zheng-Ru
    2014 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2014,
  • [6] Boundary scan based interconnect testing design for silicon interposer in 2.5D ICs
    Deng, Libao
    Sun, Ning
    Fu, Ning
    INTEGRATION-THE VLSI JOURNAL, 2020, 72 : 171 - 182
  • [7] Built-In Self-Test for Interposer-Based 2.5D ICs
    Wang, Ran
    Chakrabarty, Krishnendu
    Bhawmik, Sudipta
    2014 32ND IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2014, : 174 - 181
  • [8] Multicast Test Architecture and Test Scheduling for Interposer-based 2.5D ICs
    Wang, Shengcheng
    Wang, Ran
    Chakrabarty, Krishnendu
    Tahoori, Mehdi B.
    2016 IEEE 25TH ASIAN TEST SYMPOSIUM (ATS), 2016, : 86 - 91
  • [9] A Passive Equalizer Design for On-Interposer Differential Interconnects in 2.5D/3D ICs
    Zhao, Wen-Sheng
    Fu, Kai
    Wang, Gaofeng
    2019 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT2019), 2019,
  • [10] Post-Bond Testing of the Silicon Interposer and Micro-Bumps in 2.5D ICs
    Wang, Ran
    Chakrabarty, Krishnendu
    Eklow, Bill
    2013 22ND ASIAN TEST SYMPOSIUM (ATS), 2013, : 147 - 152