Securing Heterogeneous 2.5D ICs Against IP Theft through Dynamic Interposer Obfuscation

被引:4
|
作者
Talukdar, Jonti [1 ]
Chaudhuri, Arjun [1 ]
Kim, Jinwoo [2 ]
Lim, Sung Kyu [2 ]
Chakrabarty, Krishnendu [1 ]
机构
[1] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA
[2] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA USA
关键词
D O I
10.23919/DATE56975.2023.10137145
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Recent breakthroughs in heterogeneous integration (HI) technologies using 2.5D and 3D ICs have been key to advances in the semiconductor industry. However, heterogeneous integration has also led to several sources of distrust due to the use of third-party IP, testing, and fabrication facilities in the design and manufacturing process. Recent work on 2.5D IC security has only focused on attacks that can be mounted through rogue chiplets integrated in the design. Thus, existing solutions implement inter-chiplet communication protocols that prevent unauthorized data modification and interruption in a 2.5D system. However, none of the existing solutions offer inherent security against IP theft. We develop a comprehensive threat model for 2.5D systems indicating that such systems remain vulnerable to IP theft. We present a method that prevents IP theft by obfuscating the connectivity of chiplets on the interposer using reconfigurable interconnection networks. We also evaluate the PPA impact and security offered by our proposed scheme.
引用
收藏
页数:2
相关论文
共 44 条
  • [31] NoD: Network-on-Die as a Standalone NoC for Heterogeneous Many-core Systems in 2.5D ICs
    Ebrahimi, Masoumeh
    Weldezion, Awet Yemane
    Daneshtalab, Masoud
    2017 19TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS), 2017, : 28 - 33
  • [32] Thermal Characterization and Simulation Study of 2.5D Packages with Multi-Chip Module on Through Silicon Interposer
    Zhang, H. Y.
    Zhang, X. W.
    Lau, B. L.
    Lim, Sharon
    Ding, Liang
    Yu, M. B.
    Lee, Y. J.
    PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013), 2013, : 363 - 368
  • [33] Heterogeneous Integration of Diamond-on-Chip-on-Interposer for High-Performance Thermal Management in Supercomputing 2.5D Chiplets Packaging
    Tao, Zeming
    Xu, Ningning
    Wu, Yixiong
    Zhong, Yi
    Yu, Daquan
    2024 25TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2024,
  • [34] Security-Aware 2.5D Integrated Circuit Design Flow Against Hardware IP Piracy
    Xie, Yang
    Bao, Chongxi
    Srivastava, Ankur
    COMPUTER, 2017, 50 (05) : 62 - 71
  • [35] Security-Aware 2.5D Integrated Circuit Design Flow Against Hardware IP Piracy
    Xie Y.
    Bao C.
    Srivastava A.
    Computer, 2017, 50 (05): : 62 - 71
  • [36] Design, fabrication, and radio frequency property evaluation of a through-glass-via interposer for 2.5D radio frequency integration
    Cai, Han
    Yan, Jun
    Ma, Shenglin
    Luo, Rongfeng
    Xia, Yanming
    Li, Jiwei
    Hu, Liulin
    He, Shuwei
    Tang, Zhongjun
    Jin, Yufeng
    Wang, Wei
    Chen, Jing
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2019, 29 (07)
  • [37] Architecture, Chip, and Package Co-design Flow for 2.5D IC Design Enabling Heterogeneous IP Reuse
    Kim, Jinwoo
    Murali, Gauthaman
    Park, Heechun
    Qin, Eric
    Kwon, Hyoukjun
    Chekuri, Venkata Chaitanya Krishna
    Dasari, Nihar
    Singh, Arvind
    Lee, Minah
    Torun, Hakki Mert
    Roy, Kallol
    Swaminathan, Madhavan
    Mukhopadhyay, Saibal
    Krishna, Tushar
    Lim, Sung Kyu
    PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
  • [38] Design and Analysis of On-package Inductor of an Integrated Voltage Regulator for High-Q Factor and EMI Shielding in Active Interposer based 2.5D/3D ICs
    Kim, Subin
    Jeong, Seungtaek
    Sim, Boogyo
    Lee, Seongsoo
    Park, Hyunwook
    Kim, Haeyeon
    Kim, Joungho
    2021 JOINT IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SIGNAL & POWER INTEGRITY, AND EMC EUROPE (EMC+SIPI AND EMC EUROPE), 2021, : 498 - 503
  • [39] Architecture, Chip, and Package Codesign Flow for Interposer-Based 2.5-D Chiplet Integration Enabling Heterogeneous IP Reuse
    Kim, Jinwoo
    Murali, Gauthaman
    Park, Heechun
    Qin, Eric
    Kwon, Hyoukjun
    Chekuri, Venkata Chaitanya Krishna
    Rahman, Nael Mizanur
    Dasari, Nihar
    Singh, Arvind
    Lee, Minah
    Torun, Hakki Mert
    Roy, Kallol
    Swaminathan, Madhavan
    Mukhopadhyay, Saibal
    Krishna, Tushar
    Lim, Sung Kyu
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (11) : 2424 - 2437
  • [40] High-Speed and Low-Power 2.5D I/O Circuits for Memory-logic-integration by Through-Silicon Interposer
    Wang, Jiacheng
    Ma, Shunli
    Manoj, Sai P. D.
    Yu, Mingbin
    Weeraseker, Roshan
    Yu, Hao
    2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,