GMMSO: game model-combined improved moth search optimization approach for reconfigurable asymmetric multi-processor system-on-chip architecture

被引:1
|
作者
Mariyappan, Isaivani [1 ]
Veluchamy, Malathi [1 ]
机构
[1] Anna Univ, Dept Elect & Elect Engn, Reg Campus Madurai, Madurai, Tamil Nadu, India
关键词
Very large-scale integration; multi-processor system-on-chip; optimization; game model; moth search algorithm; field programmable gate array; CUCKOO SEARCH;
D O I
10.1080/0305215X.2021.2024815
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Heterogeneous Multi-Processor System-on-Chip architectures are prevalent in modern embedded system applications that target high-performance needs. This work comprises two parts to optimize the multiprocessor system structure concerning system speed, power, and area requirements. The first part includes the game model concept, which is remarkably advantageous in generating strategic decisions on incoming signals and minimizes traffic delays coming from the input portion of the system. Secondly, an improved moth search optimization is proposed to explore the design space and optimize the system space and power consumption. This research is implemented in the Field Programmable Gate Array (FPGA) Xilinx Zynq and Virtex platforms and evaluated by ExPRESS benchmarks. The Game Model-combined improved Moth Search Optimization (GMMSO) technique showed performance improvements of 69.34% in delay measurement, 46% in data rate and 36.34% in static power consumption compared with the traditional HMILP (Heuristic Mixed Integer Linear Programming) methods.
引用
收藏
页码:685 / 702
页数:18
相关论文
共 9 条
  • [1] Asymmetric multi-processor architecture for reconfigurable system-on-chip and operating system abstractions
    Xie, Xin
    Williams, John
    Bergmann, Neil
    [J]. ICFPT 2007: INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2007, : 41 - 48
  • [2] A FAULT-TOLERANT LAYER FOR DYNAMICALLY RECONFIGURABLE MULTI-PROCESSOR SYSTEM-ON-CHIP
    Pham, Hung-Manh
    Pillement, Sebastien
    Demigny, Didier
    [J]. 2009 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS, 2009, : 284 - 289
  • [3] Multi-Processor System-on-Chip Power Estimation Model At the CABA Level
    Slimani, Hayet
    Jemai, Abderrazak
    Ammari, Ahmed Chiheb
    [J]. 11TH IFAC/IEEE INTERNATIONAL CONFERENCE ON PROGRAMMABLE DEVICES AND EMBEDDED SYSTEMS (PDES 2012), 2012,
  • [4] Secure Virtualization within a Multi-processor Soft-Core System-on-Chip Architecture
    Biedermann, Alexander
    Stoettinger, Marc
    Chen, Lijing
    Huss, Sorin A.
    [J]. RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2011, 6578 : 385 - 396
  • [5] Platform independent debug port controller architecture with security protection for multi-processor system-on-chip ICs
    Akselrod, Dimitry
    Ashkenazi, Asaf
    Amon, Yossi
    [J]. 2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 1365 - +
  • [6] Design Optimization of 3D Multi-Processor System-on-Chip with Integrated Flow Cell Arrays
    Andreev, Artem
    Kaplan, Fulya
    Zapater, Marina
    Coskun, Ayse K.
    Atienza, David
    [J]. PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED '18), 2018, : 237 - 242
  • [7] Implementation of W-CDMA Cell Search on a FPGA Based Multi-Processor System-on-Chip with Power Management
    Airoldi, Roberto
    Garzia, Fabio
    Ahonen, Tapani
    Milojevic, Dragomir
    Nurmi, Jari
    [J]. EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, PROCEEDINGS, 2009, 5657 : 88 - +
  • [8] Game theoretic approach for run-time task scheduling on an multi-processor system on chip
    Ganeshpure, Kunal
    Kundu, Sandip
    [J]. IET CIRCUITS DEVICES & SYSTEMS, 2013, 7 (05) : 243 - 252
  • [9] Platform independent overall security architecture in multi-processor system-on-chip integrated circuits for use in mobile phones and handheld devices
    Ashkenazi, A.
    Akselrod, D.
    [J]. COMPUTERS & ELECTRICAL ENGINEERING, 2007, 33 (5-6) : 407 - 424