共 9 条
- [1] Asymmetric multi-processor architecture for reconfigurable system-on-chip and operating system abstractions [J]. ICFPT 2007: INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2007, : 41 - 48
- [2] A FAULT-TOLERANT LAYER FOR DYNAMICALLY RECONFIGURABLE MULTI-PROCESSOR SYSTEM-ON-CHIP [J]. 2009 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS, 2009, : 284 - 289
- [3] Multi-Processor System-on-Chip Power Estimation Model At the CABA Level [J]. 11TH IFAC/IEEE INTERNATIONAL CONFERENCE ON PROGRAMMABLE DEVICES AND EMBEDDED SYSTEMS (PDES 2012), 2012,
- [4] Secure Virtualization within a Multi-processor Soft-Core System-on-Chip Architecture [J]. RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2011, 6578 : 385 - 396
- [5] Platform independent debug port controller architecture with security protection for multi-processor system-on-chip ICs [J]. 2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 1365 - +
- [6] Design Optimization of 3D Multi-Processor System-on-Chip with Integrated Flow Cell Arrays [J]. PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED '18), 2018, : 237 - 242
- [7] Implementation of W-CDMA Cell Search on a FPGA Based Multi-Processor System-on-Chip with Power Management [J]. EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, PROCEEDINGS, 2009, 5657 : 88 - +